Design and implementation of proposed 320 bit RC6-cascaded encryption/decryption cores on altera FPGA
International Journal of Power Electronics and Drive Systems/International Journal of Electrical and Computer Engineering