Design methodology for general enhancement of a single-stage self-compensated folded-cascode operational transconductance amplifiers in 65 nm CMOS process
International Journal of Power Electronics and Drive Systems/International Journal of Electrical and Computer Engineering