DUT Verification Through an Efficient and Reusable Environment with Optimum Assertion and Functional Coverage in SystemVerilog
International journal of advanced computer science and applications/International journal of advanced computer science & applications