Implementation of SVM for five-level cascaded H-Bridge multilevel inverters utilizing FPGA
International Journal of Power Electronics and Drive Systems/International Journal of Electrical and Computer Engineering