Achieving Performance Speed-up in FPGA Based Bit-Parallel Multipliers using Embedded Primitive and Macro support
International Journal of Advances in Telecommunications, Electrotechnics, Signals and Systems