Analytical model for predicting the junction temperature of chips considering the internal electrothermal coupling inside SiC metal–oxide–semiconductor field‐effect transistor modules
IET power electronics