BACKGROUND

Many integrated circuits are typically manufactured on a single semiconductor wafer. The dies of the wafer may be processed and packaged at wafer level, and various technologies have been developed for wafer level packaging. Over the past decades, the semiconductor industry has continually improved the processing capabilities by shrinking the minimum feature size. Signal integrity and power integrity become increasingly important to the performance and reliability of devices within a semiconductor package.

