diff --git "a/cavity_claw-RouteMeander-eigenmode.json" "b/cavity_claw-RouteMeander-eigenmode.json" new file mode 100644--- /dev/null +++ "b/cavity_claw-RouteMeander-eigenmode.json" @@ -0,0 +1,21803 @@ +[ + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5353549772.64, + "kappa": 161106.5984292, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "220um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8399240836.29, + "kappa": 268412.116632, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "270um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8694844797.89, + "kappa": 255873.654612, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "210um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6616574393.559999, + "kappa": 30459.761160799997, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "210um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7986835171.7, + "kappa": 208304.22106399998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "360um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6153378102.719999, + "kappa": 505366.5924939999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "420um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5978307726.88, + "kappa": 109675.31948260001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "380um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6422211967.85, + "kappa": 429530.37788600003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "320um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9076342414.71, + "kappa": 299440.89617, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "140um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7696233374.68, + "kappa": 157004.8055444, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "430um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5438780960.72, + "kappa": 178757.3111006, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "180um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7861133368.91, + "kappa": 202275.217172, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "390um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7157263287.42, + "kappa": 910933.968162, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "90um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6651490802.69, + "kappa": 587508.5364919999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "240um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5294158289.04, + "kappa": 159683.03492, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "250um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6861346218.07, + "kappa": 157507.1373534, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "70um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5160532909.61, + "kappa": 143155.0038326, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "320um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5216974935.969999, + "kappa": 152788.0216936, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "290um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8204231287.69, + "kappa": 169115.82792359998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "310um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5906177425.83, + "kappa": 101219.575159, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "410um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6257519778.07, + "kappa": 114277.7625684, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "270um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7013115494.44, + "kappa": 761324.422086, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "130um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5628500905.83, + "kappa": 184031.5346278, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "90um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6311523771.9800005, + "kappa": 473344.668274, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "360um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9140252849.58, + "kappa": 161982.7328928, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "130um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5393661767.68, + "kappa": 171830.2299564, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "200um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7051346008.04, + "kappa": 544633.45157, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "120um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5333434215.0, + "kappa": 157794.71090680003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "230um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9378657229.52, + "kappa": 334364.59333999996, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "90um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6881589503.0199995, + "kappa": 861405.3909479999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "170um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5882354108.88, + "kappa": 102421.96778039998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "420um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6213936362.190001, + "kappa": 21853.5203142, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "350um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6903564930.96, + "kappa": 35476.3513086, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "120um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7943976028.03, + "kappa": 353096.00782199996, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "370um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6179044408.18, + "kappa": 441497.570166, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "410um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7776476060.490001, + "kappa": 155050.8033086, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "410um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6556464653.4, + "kappa": 29335.4750438, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "230um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7229702419.099999, + "kappa": 988744.2243759999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "70um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6546489784.08, + "kappa": 135066.73424559998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "170um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6191931262.87, + "kappa": 24653.2103228, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "360um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6781217313.17, + "kappa": 671757.7280440001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "200um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6567657150.589999, + "kappa": 633660.787412, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "270um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 4966325132.719999, + "kappa": 131082.6860046, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "430um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 4983399589.820001, + "kappa": 130665.651455, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "420um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6586509007.59, + "kappa": 31169.936388000002, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "220um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5455752654.990001, + "kappa": 170712.97559520003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "170um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6606890413.870001, + "kappa": 139694.22866420003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "150um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5654652668.41, + "kappa": 203690.436028, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "80um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6251218304.86, + "kappa": 522307.87913200003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "380um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6450846920.22, + "kappa": 649719.062856, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "310um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8338301474.92, + "kappa": 170055.0363712, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "280um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6949496005.89, + "kappa": 727149.756442, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "150um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5106091875.42, + "kappa": 141415.2335048, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "350um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7621960494.33, + "kappa": 149770.2774656, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "450um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6708006083.35, + "kappa": 45359.45510100001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "180um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8963333237.449999, + "kappa": 282985.474218, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "160um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6865092492.639999, + "kappa": 26226.7686718, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "130um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6638098156.97, + "kappa": 136521.21655940003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "140um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8497615145.839999, + "kappa": 214070.606184, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "250um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6911805622.76, + "kappa": 689394.209468, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "160um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7907953241.86, + "kappa": 178874.50297300002, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "380um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5584068864.65, + "kappa": 191038.51038559998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "110um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5562198907.92, + "kappa": 180792.02603439998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "120um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5088445092.97, + "kappa": 143828.9716548, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "360um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6316474207.429999, + "kappa": 122186.08137899998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "250um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5124353482.84, + "kappa": 141465.82084539998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "340um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6121986997.129999, + "kappa": 470988.80917399994, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "430um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6752143940.72, + "kappa": 757386.2625200001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "210um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7704873371.559999, + "kappa": 159091.11826579997, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "430um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6400060095.97, + "kappa": 128530.92350260002, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "220um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7744588414.01, + "kappa": 32336.8417918, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "420um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6971434187.12, + "kappa": 49373.8856488, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "100um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6673647683.719999, + "kappa": 35656.855207399996, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "190um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8035076256.1, + "kappa": 189659.0962242, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "350um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6207506110.46, + "kappa": 116533.36131040001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "290um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8648138558.93, + "kappa": 226124.89660199996, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "220um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6516699785.16, + "kappa": 133933.8681044, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "180um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5018740959.469999, + "kappa": 133420.2277584, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "400um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6394415256.75, + "kappa": 615508.948444, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "330um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6508994276.5, + "kappa": 627094.1005, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "290um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8257894627.21, + "kappa": 217510.032386, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "300um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6538123504.759999, + "kappa": 790994.211638, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "280um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5001072104.56, + "kappa": 132281.4933738, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "410um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6023881319.78, + "kappa": 100220.4525738, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "360um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6136397691.04, + "kappa": 22821.1372546, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "380um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6102810927.76, + "kappa": 112602.05859059999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "330um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7865149097.36, + "kappa": 161862.43822379998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "390um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7733391691.04, + "kappa": 139285.1510004, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "420um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8065775725.2, + "kappa": 169210.6518274, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "340um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6525084464.99, + "kappa": 60860.5026716, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "240um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5835358663.08, + "kappa": 100175.528422, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "440um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8968641945.98, + "kappa": 205609.61506599997, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "160um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6996983645.4800005, + "kappa": 26667.7113718, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "90um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6740879507.2, + "kappa": 31652.007365, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "170um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6664177899.190001, + "kappa": 129189.28154860002, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "130um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8699596419.43, + "kappa": 261241.07052799998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "210um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9257844382.21, + "kappa": 291898.48977000004, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "110um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5950021061.58, + "kappa": 98918.6920096, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "390um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8908609358.07, + "kappa": 299491.0874939999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "170um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9024683558.52, + "kappa": 313721.974242, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "150um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5987186143.809999, + "kappa": 22053.7288176, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "440um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6011235607.679999, + "kappa": 20342.662102, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "430um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7817014393.64, + "kappa": 156255.43026, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "400um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9441388629.76, + "kappa": 205508.75574999998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "80um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8253284897.440001, + "kappa": 210380.639318, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "300um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8030085564.8, + "kappa": 221591.912128, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "350um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7074945702.35, + "kappa": 35228.784502200004, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "70um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8537696923.52, + "kappa": 194383.20654120002, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "240um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7661390423.780001, + "kappa": 150631.9575526, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "440um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6791541362.81, + "kappa": 158738.4265186, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "90um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9251116171.08, + "kappa": 444773.345804, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "110um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9302644491.42, + "kappa": 280861.27250200004, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "100um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5998736558.45, + "kappa": 104268.16270859998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "370um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5813391579.440001, + "kappa": 95959.7502514, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "450um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6983068193.29, + "kappa": 738716.6349119999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "140um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5677167856.69, + "kappa": 202004.81459999998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "70um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8299107442.120001, + "kappa": 195133.11563380001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "290um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8853875953.76, + "kappa": 290561.877274, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "180um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5544671620.98, + "kappa": 189803.30670999998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "130um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6767688037.440001, + "kappa": 36337.1028632, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "160um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6496073842.919999, + "kappa": 34087.778650399996, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "250um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6163285232.76, + "kappa": 23166.962707, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "370um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6700301083.610001, + "kappa": 144246.4909124, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "120um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6339318651.43, + "kappa": 121639.1680976, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "240um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5497834474.25, + "kappa": 182333.4813674, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "150um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8198331703.179999, + "kappa": 171797.14122060002, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "310um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6828775884.0199995, + "kappa": 149555.42261080001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "80um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6646835244.93, + "kappa": 31229.6784024, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "200um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6181337726.46, + "kappa": 116334.5270324, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "300um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8597977739.89, + "kappa": 218149.986346, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "230um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6052660456.59, + "kappa": 111829.89564680001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "350um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6234530460.41, + "kappa": 119388.6955222, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "280um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8167018913.05, + "kappa": 210054.85662599996, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "320um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6077894896.72, + "kappa": 497974.422594, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "450um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5235572055.12, + "kappa": 151887.04225380003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "280um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8800045015.24, + "kappa": 253267.26172199997, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "190um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5035168623.38, + "kappa": 135678.03803380003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "390um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5518472164.01, + "kappa": 180175.7203962, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "140um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6351028126.13, + "kappa": 23180.0506136, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "300um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6816181721.679999, + "kappa": 596039.8406539999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "190um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9503893253.72, + "kappa": 374722.955976, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "70um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6103077007.25, + "kappa": 503785.614918, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "440um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6456879447.26, + "kappa": 154696.25447699998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "200um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6078037636.700001, + "kappa": 110544.48046820001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "340um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6339582943.63, + "kappa": 563597.159268, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "350um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6061030773.349999, + "kappa": 22187.066672800003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "410um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5259094216.450001, + "kappa": 162918.2731618, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "270um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7627735339.61, + "kappa": 159200.9312278, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "450um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 4933155437.58, + "kappa": 129216.4610028, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "450um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6205101146.88, + "kappa": 553122.86831, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "400um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9191765344.25, + "kappa": 286214.12004, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "120um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9435188210.98, + "kappa": 320554.02806, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "80um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8491388350.530001, + "kappa": 215210.38267999998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "250um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6086092357.36, + "kappa": 22779.4043548, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "400um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9198422527.849998, + "kappa": 267594.67464199994, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "120um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8442859054.650001, + "kappa": 287245.588008, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "260um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5930009977.04, + "kappa": 105620.5286968, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "400um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9317269917.42, + "kappa": 344862.21077199996, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "100um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7901968213.23, + "kappa": 175621.720465, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "380um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6292711856.18, + "kappa": 23946.651462799997, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "320um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6435279225.72, + "kappa": 28673.355179, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "270um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9126178790.0, + "kappa": 263344.19853600004, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "130um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8447694645.46, + "kappa": 168295.5200742, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "260um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9372661078.06, + "kappa": 312470.964268, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "90um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7949338157.46, + "kappa": 185839.0092486, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "370um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8913537100.33, + "kappa": 247748.21195799997, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "170um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6932093000.04, + "kappa": 25525.9694472, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "110um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8592436816.619999, + "kappa": 231639.440492, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "230um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7783717063.900001, + "kappa": 196313.76296620004, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "410um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9497297715.02, + "kappa": 273364.14944, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "70um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5605943077.13, + "kappa": 191491.9687188, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "100um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8746740118.97, + "kappa": 271075.397764, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "200um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6288788743.469999, + "kappa": 121032.11333159999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "260um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6245481191.219999, + "kappa": 24283.320968199998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "340um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5417932345.08, + "kappa": 175080.5082668, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "190um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8162211987.339999, + "kappa": 223912.39382199998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "320um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6155028099.15, + "kappa": 116011.4124506, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "310um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7666408298.620001, + "kappa": 156618.01898340002, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "440um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6837738803.42, + "kappa": 33612.4834474, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "140um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8547228534.84, + "kappa": 247213.19157199998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "240um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6321943772.02, + "kappa": 26405.3341488, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "310um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9082513411.41, + "kappa": 295158.79115400004, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "140um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6576638801.71, + "kappa": 136678.8079876, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "160um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8638332589.67, + "kappa": 212477.601776, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "220um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5858310724.69, + "kappa": 98417.76319299999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "430um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5313869157.32, + "kappa": 160884.3689782, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "240um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8079065699.799999, + "kappa": 173913.83917979998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "340um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6381702424.55, + "kappa": 28724.565685999998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "290um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6429384118.639999, + "kappa": 128174.3307356, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "210um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7086107851.450001, + "kappa": 788191.185798, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "110um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6371017109.47, + "kappa": 121824.3950582, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "230um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6763896006.27, + "kappa": 149326.441713, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "100um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7121512721.610001, + "kappa": 654270.5179180001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "100um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6468085284.88, + "kappa": 30272.198479199997, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "260um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6231678312.679999, + "kappa": 462732.19762399996, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "390um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6849533988.43, + "kappa": 716148.218638, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "180um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5275290628.5199995, + "kappa": 159576.52267319997, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "260um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6111310125.610001, + "kappa": 22493.802852, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "390um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8343740921.860001, + "kappa": 166527.8790458, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "280um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6486978294.3, + "kappa": 135979.14591940003, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "190um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5052655337.01, + "kappa": 139794.1967248, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "380um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8113466698.28, + "kappa": 142099.1700992, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "330um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6410482753.83, + "kappa": 28853.4798826, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "280um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6731717525.65, + "kappa": 146049.3246458, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "110um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 9019586157.83, + "kappa": 266530.753094, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "150um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5372794304.190001, + "kappa": 165023.21653, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "210um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5480435371.139999, + "kappa": 184015.601987, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "160um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7991585334.36, + "kappa": 205723.015788, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "360um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6271665549.7699995, + "kappa": 26269.4732844, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "330um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8394923258.11, + "kappa": 232211.319548, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "270um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5965721378.57, + "kappa": 22568.428351200004, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "450um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6361009290.93, + "kappa": 536637.243924, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "340um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6689346649.86, + "kappa": 668741.035356, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "230um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7825638818.11, + "kappa": 168959.8771246, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "400um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6284965339.93, + "kappa": 543513.539916, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "370um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5179529121.72, + "kappa": 151289.7973068, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "310um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8753117353.17, + "kappa": 260383.37967199998, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "200um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6800240523.59, + "kappa": 27335.86171, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "150um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6716949714.02, + "kappa": 653064.8943800002, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "220um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8304622608.67, + "kappa": 212782.994166, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "290um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7039604611.62, + "kappa": 35011.663032, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "80um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8859904322.349998, + "kappa": 331577.373576, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "180um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6479738479.99, + "kappa": 678969.9630959999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "300um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6125749512.67, + "kappa": 108537.66168080001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "320um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-115.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "230um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-11-30-214122" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5198531482.6, + "kappa": 150700.5463724, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "300um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6627390605.06, + "kappa": 622116.5503019999, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "250um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 7193100485.36, + "kappa": 784350.764772, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "80um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6035721709.45, + "kappa": 22008.7489206, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "420um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3900um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-50.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "100um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-08-173545" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5070315602.03, + "kappa": 140879.19325160002, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "370um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 4949468701.46, + "kappa": 126438.8813778, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "440um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8805441809.64, + "kappa": 291439.656224, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "190um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-100.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-04-124953" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 6597443846.0, + "kappa": 587144.9180000001, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "260um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "3400um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-250.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "500um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-06-224829" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 8116893723.41, + "kappa": 209744.544864, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "330um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "2700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "100um", + "end_straight": "100um", + "start_jogged_extension": { + "0": [ + "R90", + "133.33333333333334um" + ] + } + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "66.66666666666667um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "200um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-09-204334" + } + }, + { + "sim_options": { + "setup": { + "name": "Setup", + "reuse_selected_design": true, + "reuse_setup": true, + "min_freq_ghz": 1, + "n_modes": 1, + "max_delta_f": 0.05, + "max_passes": 50, + "min_passes": 1, + "min_converged": 1, + "pct_refinement": 30, + "basis_order": 1, + "vars": { + "Lj": "0nH", + "Cj": "0fF" + }, + "min_converged_passes": 2 + }, + "simulator": "Ansys HFSS" + }, + "sim_results": { + "cavity_frequency": 5145995776.450001, + "kappa": 155139.5655458, + "units": "Hz" + }, + "design": { + "design_options": { + "claw_opts": { + "connection_pads": { + "readout": { + "connector_location": "90", + "connector_type": "0", + "claw_length": "330um", + "ground_spacing": "4.1um", + "claw_gap": "5.1um", + "claw_width": "15um", + "claw_cpw_width": "11.7um", + "claw_cpw_length": "0um" + } + }, + "orientation": "-90", + "pos_x": "-1500um" + }, + "cpw_opts": { + "fillet": "49.9um", + "total_length": "4700um", + "trace_width": "11.7um", + "trace_gap": "5.1um", + "lead": { + "start_straight": "50um" + }, + "pin_inputs": { + "start_pin": { + "component": "cplr", + "pin": "second_end" + }, + "end_pin": { + "component": "claw", + "pin": "readout" + } + }, + "meander": { + "spacing": "100um", + "asymmetry": "-175.0um" + } + }, + "cplr_opts": { + "prime_width": "11.7um", + "prime_gap": "5.1um", + "second_width": "11.7um", + "second_gap": "5.1um", + "coupling_space": "7.9um", + "coupling_length": "350um", + "open_termination": false, + "down_length": "50um", + "orientation": "-90" + } + }, + "coupler_type": "CLT", + "design_tool": "qiskit-metal" + }, + "notes": {}, + "contributor": { + "group": "LFL", + "PI": "Eli Levenson-Falk, PhD", + "institution": "USC", + "uploader": "Andre Kuo", + "date_created": "2023-12-01-170608" + } + } +] \ No newline at end of file