There's a 5 bit decrementer. Using only a control input R, use only the decrementer and any number of 2 I/p XOR gates to obtain a 5 bit incrementer when R=0 and a 5 bit decrementer when R = 1. How do I design it?
valid question