Simultaneous Multi Layer Access
3D stacked DRAM alleviates the limited memory bandwidth bottleneck that exists in modern systems by leveraging through silicon vias (TSVs) to deliver higher external memory channel bandwidth. Today's systems, however, cannot fully utilize the higher bandwidth offered by TSVs, due to the limited internal bandwidth within each layer of the 3D stacked DRAM. We identify that the bottleneck to enabling higher bandwidth in 3D stacked DRAM is now the global bitline interface, the connection between the DRAM row buffer and the peripheral IO circuits. The global bitline interface consists of a limited and expensive set of wires and structures, called global bitlines and global sense amplifiers, whose high cost makes it difficult to simply scale up the bandwidth of the interface within a single DRAM layer in the 3D stack. We alleviate this bandwidth bottleneck by exploiting the observation that several global bitline interfaces already exist across the multiple DRAM layers in current 3D stacked designs, but only a fraction of them are enabled at the same time. We propose a new 3D stacked DRAM architecture, called Simultaneous Multi Layer Access (SMLA) which increases the internal DRAM bandwidth by accessing multiple DRAM layers concurrently, thus making much greater use of the bandwidth that the TSVs offer. To avoid channel contention, the DRAM layers must coordinate with each other when simultaneously transferring data. We propose two approaches to coordination, both of which deliver four times the bandwidth for a four layer DRAM, over a baseline that accesses only one layer at a time. Our first approach, Dedicated IO, statically partitions the TSVs by assigning each layer to a dedicated set of TSVs that operate at a higher frequency. Unfortunately, Dedicated IO requires a nonuniform design for each layer (increasing manufacturing costs) and its DRAM energy consumption scales linearly with the number of layers. Our second approach, Cascaded IO, solves both issues by instead time multiplexing all of the TSVs across layers. Cascaded IO reduces DRAM energy consumption by lowering the operating frequency of higher layers. Our evaluations show that SMLA provides significant performance improvement and energy reduction across a variety of workloads (55%/18% on average for multiprogrammed workloads, respectively) over a baseline 3D stacked DRAM, with low overhead.
ACM Trans. Archit. Code Optim.