FPGA based low complexity high throughput real time hardware accelerator for robust watermarking
This paper presents an FPGA based hardware accelerator for robust watermarking. By applying some novel transformation techniques, the DCT/IDCT algorithm is simplified in a hardware friendly way by replacing the original complex multiplication/division and nonlinear function (cosine function) with addition and shift operations. Moreover, the architecture of this real time accelerator is proposed with pipeline technique to improve throughput and hardware efficiency. The entire design is implemented on FPGA, which achieves up to 3.2 GBps (Giga Bytes per second) throughput. Finally, the experimental results show that the proposed accelerator has good performance.
Journal of Real Time Image Processing