A Radiation-Hardened I2L 8 × 8 Multiplier Circuit
Development of improved Substrate Fed I2L (SFL) processing has been combined with geometry and fanout constraints to design a radiation hardened LSI 8 × 8 Multiplier. This paper will describe details of the process and circuit design and give resultant electrical and radiation test performance.