Assessment of worst case dielectric failure rate based on statistical samples with pure intrinsic failure distributions
Abstract Assessment of failure rates of integrated MOS circuits on basis of accelerated reliability testing is investigated. A procedure is proposed to predict an upper limit of dielectric failure rates for arbitrary cumulative breakdown distributions. This allows to derive a worst case number in any variety of experimental results.