Structures for ESD protection in CMOS processes
This paper reviews the basic building blocks that are used for CMOS ESD protection structures, circuit and layout effects are considered. The performance of several structures is characterized in order to demonstrate the different effects. Guide-lines and recommendations for proper protection structure implementation are given.