Top layer inductance extraction for the pre layout power integrity using the physics based model size reduction (PMSR) method
Proper power integrity analysis is required for printed circuit board (PCB) power distribution network (PDN) design. Developing a simple physics based equivalent circuit model for critical structures is essential for understanding the physics of the system and for intelligent designs. In this paper, a physics based model size reduction (PMSR) method is applied to get the equivalent circuit model for the above ground geometries. The extracted physics based models are also based on PEEC, and can be used in analyzing the structure in its parts. By applying PMSR method, a physics based equivalent circuit model can be proposed and this circuit model is related to the geometric features of the design. In this way, PMSR method can provide an intuitive guideline in designing PCB and reducing above inductances, therefore, a low ripple DC voltage can be delivered through PDN. Taking advantage of PEEC and PMSR methods, the top layer inductances of three different geometries (the shared via design, the doublet design and the shared pad design) are calculated and the physics based circuit models are obtained, respectively.
2016 IEEE International Symposium on Electromagnetic Compatibility (EMC)