Hash, Don't Cache (the Page Table)
Radix page tables as implemented in the x86 64 architecture incur a penalty of four memory references for address translation upon each TLB miss. These 4 references become 24 in virtualized setups,