the ecg telemetry transmitter 10 in accordance with the preferred embodiment of the invention is shown in fig1 to include an ecg signal generator 11 and a transmitter 12 . the ecg signal generator 11 is constructed and arranged to be coupled to a patient being monitored for receiving analog ecg voltage signals which it digitizes for phase modulating a carrier signal generated by a crystal oscillator which forms a part of the transmitter 12 . the phase modulated signal is transmitted by transmitter 12 to a remote central station and receiver 13 for display and activation of alarm systems . the ecg signal generating circuit 11 includes an analog to digital converter 14 and a microprocessor 15 which provides the transmitter 12 with a series of digital signals containing information relative to the condition of the batteries 16 of power supply 17 , the occurrence of pacemaker signals ( pace ), ecg data signals as well as other control and data information . in addition , the ecg signal generating circuit 11 includes first and second input stages 18 and 19 which are common to both the ecg and pacemaker signals , a final pacemaker stage 20 , a final ecg stage 22 and a coupling circuit 23 . the first input stage 18 is coupled to the patient leads rl ( right leg ), ra ( right arm ), la ( left arm ), ll ( left leg ), and v ( chest ). these indicate the nominal locations to which electrodes ( not shown ) connected to the ends of the leads are applied . in practice , the left arm lead is applied just below the left clavicle , the right arm lead is applied just below the right clavicle , the left leg just below the rib cage on the left side , the right leg just below the rib cage on the right side and the chest is applied on or adjacent to the breast bone . the rl lead is used for ground reference purposes only and not for data transmission . when the lead wires are connected , the first input stage 18 receives ecg and pacemaker input voltage signals and is operative for sensing patient lead wire failure , buffering the lead wire inputs and protecting against voltage pulses due to electrostatic discharges and defibrillation pulses . it will be appreciated that while specific lead designations are indicated , the leads may be connected to other locations as well if desired without deviating from the invention . buffered output signals rabuf , labuf , llbuf and vbuff from the first stage 18 are fed to the analog to digital converter 14 through the coupling circuit 23 . the buffered signals from the first stage 18 are also fed to the second stage 19 where they are passed through switching matrixes and differentially amplified to provide lead couple vector voltage signals difi , dif2 and dif3 . as will be discussed more fully below , the switching matrixes are controlled by the microprocessor 15 so that useful information can still be transmitted notwithstanding the failure of one or more of the patient leads . the differential signals from the second stage 19 are fed to the final pacemaker stage 20 and the final ecg stage 22 . in the final pacemaker stage 20 the differential signals difi , dif2 and dif3 are passed through a high pass filter , amplified , halfwave rectified , added and the resulting signal stretched to provide a relatively wide pacemaker detection signal pace to the analog to digital converter 14 . the final ecg stage 22 receives the differential signals which pass through input circuits which reject the pacemaker signal . the differential signals are then passed through a high pass filter , amplified , passed through a low pass filter to the input of the analog to digital converter 14 . the analog to digital converter 14 provides digital signals to the microprocessor 15 representative of the pace signal , the differential ecg signals and buffered ecg signals for lead failure detection . the microprocessor 15 , in turn , outputs serial digital data to the transmitter 12 and controls the switching matrixes in the second input stage 19 . in addition , the microprocessor 15 is coupled to a liquid crystal display ( lcd ) 24 which displays the conditions of the leads ra , la , ll and v leads and the batteries 16 . the transmitter 12 comprises a digital , phase modulated , low power telemetry transmitter operating in the 174 - 216 mhz frequency band and includes a wide band balanced modulator 26 coupled to an internal oscillator 28 for receiving the main telemetry rf carrier . in addition , digital information from the microprocessor 15 is fed to the if input of modulator 26 . the lo output of modulator 26 is a mixture of the rf and if signals along with their harmonics . this double side band signal is coupled to a band pass filter 30 which removes higher and lower order side bands , an rf buffer amplifier 32 and an rf output amplifier 34 which drives a dipole antenna consisting of shields 37 , 38 , 39 , 40 and 41 which surround the patient leads rl , ra , la , ll and v , respectively . the phase modulated signals from transmitter 11 are received by the central station unit 13 which includes a rf receiver . the central station unit and receiver forms no part of the instant invention , it being sufficient to state that receiver receives the transmitted data which is processed for display and recording . in addition , the central station unit 13 will activate appropriate alarms in the event of an arrhythmia condition , a deviate heart rate and total lead failure . in addition , the central station unit will display change battery , ra , la , ll or v fail , transmitter fail or a ttx mismatch signal if the receiver receives data from a transmitter for which it is not programmed or duplicate ttx signals if two receivers are programmed to one transmitter . the first input stage 18 is shown in fig2 to include unity gain buffer amplifiers u1 , u2 , u3 and u4 , respectively , connected to patient leads ra , la , ll and v for providing buffered output voltage signals rabuf , labuf , llbuf and vbuf . in addition , twenty megohm resistors r1 are coupled respectively between each lead ra and ll and the + 1 . 6v supply and similar resistors r2 are coupled between leads la and v and the - 1 . 6v supply . the resistors r1 and r2 cause the first stage outputs rabuf and llbuf to move to + 1 . 6v and the outputs labuf and vbuf to move to - 1 . 6v in the event there is a failure in the respective patient lead wires , such as , for example if one of the lead wires is dislodged from the patient or fails to make electrical contact . patient lead wire failure signals are thus provided to the microprocessor 15 which , in turn , provides appropriate signals to switching matrixes u5 and u6 ( fig3 ) in the second input stage 19 and to the lcd display 24 as will be discussed more fully below . in addition , low leakage diodes d1 and d2 are connected respectively between each patient lead ra , la , ll and v and the ± 1 . 6v power supply to protect the circuit from electrostatic discharges and defibrillation pulses . each buffer amplifier u1 , u2 , u3 and u4 is powered by the ± 3 . 4 volt supply e +, e - through resistors r3 and capacitors c1 and each lead is coupled to the return by a capacitor c2 , as shown in connection with lead ra . buffer amplifiers u2 , u3 and u4 are also powered by the supplies e +, e - but these connections are omitted from the drawings for the sake of brevity . other portions of the signal generator 11 include identical power supply circuitry which are also identified by the reference e +, e -. fig3 shows the second input stage to include switch matrixes u5 and u6 , each connected to receive the signals rabuf , labuf , llbuf and vbuf from the first stage 18 at input terminals x0 , x1 , x2 , and x3 , respectively . in addition , control terminals a0 , a1 , a2 , a3 , d1 and s of each switching matrix u5 and u6 are connected to the microprocessor 15 for receiving control signals . the output signals from the switching matrixes u5 and u6 are provided to the inputs of differential amplifiers u7 , u8 , u9 and u10 . when all of the leads are good , signals rabuf and labuf are provided to differential amplifier u7 , signals labuf and llbuf are provided to differential amplifier u8 , signals rabuf , labuf , llbuf and vbuf are provided to differential amplifier u9 . each of the differential amplifiers u7 , u8 and u9 have identical input resistors r4 and r5 , feedback resistors r6 and biasing resistors r7 and each amplifies the difference between the input signals to provide lead couple vector signals dif1 , dif2 and dif3 , which are the input signals to the final pacemaker stage 20 and the final ecg stage 22 . the switching matrixed u5 and u6 are operative in response to control signals received from the microprocessor 15 for setting internal switches so that useful information will be provided to the microprocessor 15 notwithstanding lead failures . the following table shows the switching connections for various lead conditions : table 1______________________________________ra la ll v dif 1 dif 2 dif 3______________________________________0 0 0 0 ii iii v0 0 0 1 ii iii i0 0 1 0 i i i0 0 1 1 i i i0 1 0 0 ii ii ii0 1 0 1 ii ii ii1 0 0 0 iii iii iii1 0 0 1 iii iii iiiall other ii iii v______________________________________ where : 1 = failed lead ; 0 = good lead ; i = a ( labuf rabuf ); ii = a ( llbuf rabuf ); iii = a ( llbuf labuf ); v = a [ vbuf ( rabuf + labuf + llbuf ) / 3 ]; and a = the amplification factor for u7 , u8 and u9 . it can be seen from table 1 for example , that if lead v fails , the inputs to amplifiers u7 and u8 will remain unchanged but that amplifier u9 will receive signals rabuf - labuf instead of [( rabuf + labuf + llbuf )/ 3 - vbuf )]. since the &# 34 ; all other &# 34 ; combinations of lead failures will provide invalid information , this will be sensed by the microprocessor which will generate an appropriate signal indicating the useful information is not being transmitted . those skilled in the art will appreciate that the lead combinations listed in the event of a lead failure are merely examples and that other combinations are also possible . the signals rabuf , labuf and llbuf are applied to the noninverting terminal of operational amplifier u10 through input resistors r5 , r7 and r8 to provide an input voltage which is the average of these signals and a reference signal for providing a differential output signal sd which is the shield drive for the commonly connected conductor shields as shown in fig2 . by using the average of the lead signals , the capacitance effect between the shields and the patient conductors is canceled in the shield drive signal . each of the differential amplifiers u7 , u8 and u9 is powered by the plus or minus 3 . 4v supply circuit e +, e - as shown in connection amplifier u10 . in addition , capacitor c4 is shown connected in parallel with the feedback resistor r11 of amplifier u10 to provide a low pass filter . switching matrixes u5 and u6 are powered from the plus or minus 1 . 6v supply through resistors r14 and capacitors c5 as shown . the final pacemaker stage 20 is shown in fig4 to include amplifiers u11 , u12 and u13 which amplify the signals dif1 , dif2 and dif3 , respectively . each amplifier u11 , u12 and u13 is proceeded by a 1 . 6 khz high pass filter consisting of a capacitor c6 and a resistor r15 . slew limiting circuits s1 , s2 and s3 are respectively connected to amplifiers u11 , u12 and u13 and each consists of transistors q1 and q2 and are operative to prevent saturation of the amplifier output voltages . in particular , the base of each transistor q1 and q2 is connected to the output of amplifier u11 , for example , and their collectors are connected to the junction between feedback resistor r16 and resistor r17 . in the event of a voltage surge resulting from a pacemaker pulse , one of the transistors q1 or q2 may become conductive , depending upon whether the pulse is either positive or negative . this will shunt the feedback signal so that the gain of the amplifier will be reduced . the amplifiers u11 , u12 and u13 are coupled to halfwave rectifier cr2 , cr3 and cr4 , respectively , through coupling capacitors c7 so that the amplifier output signals are rectified . the sum of the rectified voltage signals is provided to a pulse stretching circuit consisting of resistor r19 and capacitor c8 to provide a wide pacemaker detect pulse which can be sampled by the analog digital converter 14 . the pacemaker detect signal is passed through unity gain buffer amplifier u14 and output resistor r20 to the analog digital converter 14 . diodes d3 and d4 are schottky diodes which clamp the amplifier u14 output signal with respect to the plus or minus 1 . 6v reference . the final ecg stage 22 as shown in fig5 to include operational amplifiers u15 , u16 and u17 , each of which is coupled to receive the differential signals dif1 , dif2 and dif3 , respectively at their noninverting inputs . in addition , slew limiting circuits s4 , s5 and s6 , each consisting of transistors q3 and q4 , are coupled to amplifiers u15 , u16 and u17 , respectively , and each has a slew rate of two volts per second so as to limit rapid voltage changes when the amplifiers sees the pacemaker pulse . more particularly , the output signals from amplifiers u15 , u16 and u17 are applied to output resistors r23 and r24 . in the event of a voltage rise in excess of two volts per second , one of the transistors q1 or q2 , depending upon the sign of the signal , will become conductive to shunt a portion of the feedback signal thereby reducing the gain of the amplifier . resistor r25 and capacitor c10 limit the instantaneous current flow from each amplifier to limit the slew rate . the output signals from amplifiers u15 , u16 and u17 are respectively passed to high gain amplifiers u18 , u19 and u20 through 2 . 4 hz high pass filters consisting of capacitors c11 and resistors r27 . in addition , an 80 hz low pass filter consisting of capacitor c12 shunts the feedback resistor r28 and resistor r29 to the return . the outputs of the amplifiers u18 , u19 and u20 are passed through resistors r30 to the analog digital converter 14 . schottky diodes d5 and d6 clamp each of the output signals with respect to the plus or minus 1 . 6v supply . the total gain of the amplifiers u18 , u19 and u20 is 101 and there is a 3 . 16 gain in the second stage for a total gain of 319 whereby the maximum input signal of plus or minus 5 mv provides an output to the analog digital converter of plus or minus 1 . 6v . each of the amplifiers u15 - u20 are powered from the plus or minus 3 . 4v by power supply circuits e +, e -, although only one power supply e +, e - is shown in connection with amplifier u20 . the analog to digital converter 14 is connected to the final ecg stage for receiving the ecg1 , ecg2 and ecg3 signals at ports ai0 - ai2 . the pace signal from the final pacemaker stage 20 is received by the analog digital converter 14 at port ai3 . lastly , the buffered signals from the first ecg stage 18 are coupled to ports ai4 - ai7 of digital to analog converter 14 through circuit 24 which consists of unity gain buffer amplifiers u21 , u22 , u23 and u24 . the output of unity gain buffer amplifiers u21 - u24 are respectively coupled to the digital to analog converter ports through resistors r34 . diodes d7 and d8 clamp each of the input signals to the digital to analog converter with respect to the plus or minus 1 . 6v supply . in addition , each of the buffer amplifiers u21 - u24 are powered from the plus or minus 3 . 4v supply by power supply circuit e +, e -, although only one such circuit is shown in connection with amplifier u24 . the analog to digital converter 14 shown in fig6 digitizes the ecg1 , ecg2 and ecg3 signals from the final ecg stage 22 , the pace signal from the final pacemaker stage 20 and the rabuf , labuf , llbuf and vbuf signals from the first stage 18 . while any suitable analog to digital converter may be employed , one example that has been used successfully is the rca model 68hc68 . the analog to digital converter 14 is driven from the plus or minus 1 . 6v power supply through capacitors c14 and resistor r31 , as shown . the microprocessor may be an 8 - bit , single chip microcomputer containing an on chip oscillator , a central processing unit , an arithmetic logic unit , a random access memory , read only memory , a i / 0 bidirectional serial interface system and a timer . one such microprocessor which may be employed is the motorola model mc68hc705 . the analog to digital converter 14 converts three channels of analog ecg patient data , the pacemaker monitor signal pace and the rabuf , labuf , llbuf and vbuf patient lead status signals to 10 - bit digital data which is stored in the microprocessor 15 and serially transmitted , to the if terminal of the modulator 26 . in the event of a patient lead failure , the microprocessor 15 provides control signals to the switching matrixes u5 and u6 through ports pc0 - pc6 whereby the switching operations discussed above will be implemented . the a / d chip enable signal from microprocessor 15 is provided through port pa1 ; control signals to the a / d converter are provided through port pd3 to port mosi and serial clock signals are provided to the a / d converter from port pd4 to port sck . battery status signals are provided to ports pa3 and pa4 of the microprocessor 15 from the power supply circuit as will be discussed more fully below . switches sw1 and sw2 are operative to provide voltage signals to ports pa6 and pa7 for activating the display and graph of the remote unit 13 ( fig1 ) and the lcd display through ports pb0 - pb7 to indicate battery status and lead failures , respectively . the external clock for the microprocessor 15 comprises a 2 . 4576 mhz crystal y1 coupled to the osc1 and osc2 terminals . as shown in fig7 the microprocessor output data from port pa0 is coupled to the if input of modulator 26 by an if drive circuit 50 consisting of a unit gain buffer amplifier u26 whose inverting input is coupled to port pa0 by an input resistor r38 and whose output is coupled to the if input by output resistor r39 . in addition , amplifier u26 includes feedback resistors r40 and r41 and is powered from the plus or minus 3 . 4v source through resistors r42 and r43 and capacitors c18 and c19 . data from the microprocessor 15 in the form of plus or minus square wave voltage signals of approximately 2 . 4v is provided to the modulator 26 of the transmitter 12 as illustrated in fig7 . these represent binary 1 and 0 digits . modulator 26 mixes the data signals from the microprocessor 15 with a rf carrier signal . a balanced mixer 26 is used to produce bi - phase - shift - keyed ( bpsk ) modulation is used within the coherent digital telemetry transmitter to transmit patients psychological data ( ecg , etc .) generated by the microprocessor 15 into a phase modulated rf carrier . the rf output of the modulator drives a dipole antenna formed by the shields of the patient lead wires . a modified colpitts oscillator 28 is coupled to the modulator 26 for generating the main telemetry channel cw carrier . oscillator 28 includes a series resonant ninth overtone crystal y2 and a switching transistor q7 having its collector connected to an lc circuit consisting of inductor l1 and capacitor c20 . when the crystal y2 is oscillating , an ac voltage is applied to the base of transistor q7 causing the lc circuit l1 , c20 to oscillate . this in turn provides an oscillating feedback voltage to the crystal y2 resulting in sustained oscillation at the ninth overtone of the crystal y2 which is the final telemetry channel frequency . variable capacitor c21 is used to tune the oscillator frequency to within plus or minus 300 hz of the channel frequency . the oscillator 28 is coupled to the rf input of the frequency modulator by coupling capacitor c22 . the modulator 26 is a wide band 1 - 500 mhz balanced mixer . while any suitable mixer may be employed , the mini circuits model sbl - 1 has been found to operate satisfactorily . the rf carrier signal from the oscillator 28 is applied to pin 1 and digital information from the microprocessor 15 is applied to the if input ( pins 3 and 4 ). the lo output is now the mixed combination of the two signals along with their harmonics . for example , where a binary 1 is received at the if input , the carrier signal is phase shifted plus 180 ° and when a binary 0 is received , the carrier signal is phase shifted zero degrees . this double side band signal has a carrier suppression of approximately 20 db . the amount of insertion loss in carrier suppression is proportional to the amount of drive current supplied by microprocessor 15 . the phase modulated signal is passed through coupling capacitor c28 to the band pass filter 30 for attenuating unwanted harmonics and to reduce the possibility of adjacent channel interference with other receivers in the system . the band pass filter 30 includes a two pole crystal y3 , inductors l3 and l4 , capacitors c29 and c30 and resistor r46 . capacitors c29 and c30 optimize filter performance providing minimum insertion loss and flat response across the pass band . filter 30 is coupled to the buffer amplifier 32 by a coupling capacitor c32 . buffer amplifier 32 includes a transistor q8 whose base is connected to coupling capacitor c32 and whose collector is connected to an lc bridge consisting of inductor l5 and tuning capacitor c33 . the rf buffer amplifier is tuned with capacitor c33 to a specific output level and this output signal is coupled to the output amplifier 34 by a coupling capacitor c34 . the output amplifier 34 includes a transistor q9 whose base is coupled to capacitor c34 and whose collector is connected to the dipole antenna formed by the patient conductor shields through inductor l6 and coupling inductor l7 . also , connected to the transistor q9 collector is tuning capacitor c37 this power amplifier operates in the 174 to 216 mhz frequency band and drives the dipole antenna formed by the shields of the patient lead wires . capacitor c37 tunes amplifier 34 to a specific output level and the output signal is coupled to the antenna through a one turn coupling link l7 . the power supply 17 is conventional and will not be discussed in detail for the sake of brevity . it is sufficient for purposes of understanding the invention to state that the power supply includes charge pumps and voltage regulators which convert the battery voltage into plus or minus 3 . 4v , plus or minus 1 . 6 volts and plus 4 volts as required to drive to ecg signal generator 11 and the transmitter 12 . fig8 and 9 shows the low battery detection circuit 60 and microprocessor reset circuit 62 which form a part of the power supply 17 and which include level detectors u25 and u26 . while any suitable level detectors may be employed , rca model nos . icl 7665 have been used successfully . low battery detection circuit 60 includes a pair of resistance bridges r56 , r57 , r58 and r59 , r60 , r61 connected between the positive battery terminal and the return . the input terminals hys1 and hys2 of level detector are respectively connected to the resistor r59 , r60 junction and the r56 , r57 resistor junction , respectively . the level detector u25 is constructed and arranged to provide an output signal from outlet 1 terminal when the battery voltage falls to 2 . 2 volts and an output signal from output 2 terminal when battery voltage falls to 2 . 0 volts . the set 1 and set 2 terminals of u25 are respectively connected to the r60 , r61 resistor junction and the r57 , r58 resistor junction respectively . the output 1 terminal is connected to the base of a transistor q9 through resistor r67 and the output 2 terminal is connected to the base of transistor q10 through resistor r64 . when the battery voltage falls to 2 . 2 volts , a gate signal will be provided to transistor q9 which will cut off the collector current flowing through resistor r66 . this provides a low battery 1 signal ( logic &# 34 ; 0 &# 34 ;) to microprocessor port pa4 . similarly , level detector u25 is operative to provide an output signal at output 2 when battery voltage falls below 2 . 0 volts to remove the gate signal to transistor q9 . this causes transistor q9 to become conductive and pass collector current through resistor r65 thereby providing a low battery 0 signal ( logic &# 34 ; 1 &# 34 ;) to microprocessor 15 port pa5 . the microprocessor then provides signals through ports pb0 - pb7 to actuate the lcd display so that the appropriate low battery indication is made . u25 is powered directly from the battery voltages indicated . the microprocessor reset circuit 62 is shown in fig9 to include level detector u26 and a resistance network consisting of resistors r70 , r71 and r72 . the hys2 input of the level detector u26 is connected to the r71 , r72 junction , the set 2 input is connected to the resistor r70 , r71 junction and u26 is driven by plus or minus 1 . 6 volt supply . if the plus or minus 1 . 6 volt supply , which also powers the microprocessor 15 , goes low , level detector u26 will provide a reset signal from output 2 to the microprocessor 15 . this will inhibit the microprocessor until the supply returns to plus or minus 1 . 6 volts . referring again to fig6 graph switch sw1 and display switch sw2 are shown to be connected to microprocessor parts pa6 and pa7 , respectively . the closing of switch sw1 causes the ecg graphs to be displayed and recorded at the remote central station 13 . closing switch sw2 activates the lcd display 24 . lcd display 24 is connected to microprocessor ports pbo - pb9 . port pb3 is connected to the gate of transistor q5 through resistor r76 . the emitter of q5 is connected through resistor r77 to the gate of q6 . when switch sw2 is closed , a gate signal from microprocessor port pb3 causes q6 to become conductive and provide power and a contrast signal to lcd display 24 through resistors r78 and r79 . the lcd display 24 includes displays 64 and 65 which respectively indicate the conditions of leads ra , la , ll and v and displays 66 and 67 which indicate the condition of the battery 16 . when switch sw2 is closed , the microprocessor will provide an appropriate signal to the lcd display 24 to energize the appropriate portions of the displays 64 or 65 to indicate whether the leads are good or which of the leads , if any , is bad . for example , if all of the leads are good , display 64 will be energized . on the other hand , if one or more of the leads have failed , the appropriate portion of display 65 will be energized . in addition , the display 67 will be energized if a low battery condition exists . if battery voltage greater than 2 . 2 volts , display 66 will be energized as an indicated that the batteries are good . in this manner , the hospital staff can determine at the patient location the condition of the leads and the batteries without the necessity to travel to the central station . fig1 i , 10ii , 10iii and 10v show plots of the ecg vector signals . fig1 i is the left arm and right arm lead pair vector ; fig1 ii is the left leg and right arm lead pair vector ; fig1 iii is the left leg and left arm lead pair vector ; and fig1 v is the chest and la , la , ll lead pair vector . when all leads are good , each of these graphs would be displayed at the central station unit 13 . however , if one or more of the leads are bad , table 1 illustrates the graphs which would be displayed . the existence of a pacemaker signal would be displayed at the central station unit by alphanumerics . phase shifting the carrier signal , provides superior bit error rate performance over other systems . furthermore , by transmitting the ecg data from four lead pairs , greater arrhythmia detection and alarm accuracy can be achieved and useful information can be transmitted even in the event that one or more leads should fail . furthermore , the hospital staff can monitor low battery conditions and lead failures at the remote patient location without the need to return to the central station . fig1 shows the program sequence for the microprocessor . the switching matrix program sets the switching matrixes u5 and u6 to provide the desired lead couples . for example , the microprocessor may be programmed to set the switching matrixes so that the desired classical lead couple pairs ii , iii and v . on the other hand non - classical lead couple vectors can be selected for transmission and display . it will be appreciated that the physician may desire lead vector combinations other than those set forth in table 1 . for this reason , the microprocessor 15 is preferably programmable to provide other than the classical lead couple combinations , in which event the table of lead couple combinations in the event of lead failure would , of course , be different than that set forth in table 1 . it will also be appreciated that the lead couple combinations in table 1 are not exclusive and that other combinations are possible in the event one or more leads should fail and this is true regardless of whether classical or non - classical lead couples are being transmitted . the a and b data samples are taken at the rate of 240 hz each so that the integrated samples have a sample rate of 120 hz which insures a high degree of accuracy and reduces system noise . the remote central station and receiver 13 shown in fig1 forms no part of the present invention and accordingly will only be described in general terms for sake of brevity . it will be sufficient for purposes of understanding the invention to state that the receiver 13 is preferably a vhf tuner capable of being tuned to the frequency band of the transmitter 12 which in the preferred embodiment is 174 - 216 mhz . in addition , it is desirable that the receiver 13 be capable of selecting the strongest rf signal from a choice of four different antenna systems by means of rf switches u28 , u29 , u30 and u31 . the output of the rf switches is passed through a high pass filter u32 into the vhf antennae input of a vhf / uhf tuner u33 which comprises a first intermediate frequency ( if ) stage . the first if stage includes a local oscillator u33 and down converts the received 174 - 216 mhz vhf signal to 45 mhz . the frequency of the local oscillator u33 is set and locked by a programmable , serial input phase locked loop frequency synthesizer u34 . the frequency synthesizer u34 is preferably a programmable frequency synthesizer which is programmed by a clocked nineteen bit serial data stream input generated by an external microprocessor circuit ( not shown ). the microprocessor circuit , under software control , is programmed with the channel frequency assigned to the particular receiver assembly . the frequency synthesizer u34 includes a reference oscillator , a selectable reference divider , a digit phase detector , a ten bit programmable divide by n counter , a seven bit programmable divide by a counter and shift register and latch circuitry for accepting a serial data input . the local oscillator u33 runs 45 mhz above the desired carrier frequency ( high - side mixing ) and the step resolution is 50 khz . the 45 mhz if output is passed to the second if stage u35 through a two pole crystal bypass filter y5 to eliminate unwanted frequency mixing products . the pll frequency synthesizer u34 compares a reference frequency with the lo output of the local oscillator u33 which is passed through a dual modulus prescaler u37 and a 6 . 4 mhz reference frequency generated by crystal y4 . the error signal locks the tuners local oscillator u33 to the desired frequency . the second intermediate frequency ( if ) stage u36 down converts the 45 mhz first stage if signal to 10 . 7 mhz . in particular , the 45 mhz signal from the first stage is mixed in the second if stage with 34 . 3 mhz from the second stage local oscillator u35 to provide 10 . 7 mhz . the second if stage output is amplified by u36 and is used by the first if stage to provide a single strength indication for the automatic gain control operation and for external if detection . the amplified 10 . 7 mhz signal is passed to a detector u38 which converts the frequency signal to serial digital data . this information is converted by a serial to parallel converter and then provided directly to the display u40 and through an arrhythmia processor u41 . the following is a component list for the elements illustrated in the drawings , it being understood that these are mere examples and are disclosed to assist those skilled in the art in practicing the invention and that there is no intention to limit the invention to the specifically disclosed components . it will also be appreciated by those skilled in the art that equivalent components and circuit subsystems can be substituted without deviating from the scope of the invention . ______________________________________component listing______________________________________c1 0 . 1 uf l1 coil tn 3t r50 510c2 22 pf l2 1 uh r51 2 . 7kc3 0 . 1 uf l3 22 nh r52 120kc4 1000 pf l4 33 nh r53 51kc5 0 . 1 uf l5 coil tn 4t r54 100c6 1000 pf l6 coil 3t r56 10 . 0kc7 0 . 15 uf l7 coil 1t r57 100kc8 0 . 01 uf r58 200kc9 0 . 1 uf q1 mmbt 3904 r59 2 . 00kc10 0 . 15 uf q2 mmbt 3906 r60 20 . 0kc11 0 . 15 uf q3 mmbt 3904 r61 32 . 4kc12 0 . 01 uf q4 mmbt 3906 r64 100kc13 0 . 1 uf q5 mmbt 3904 r65 100kc14 0 . 1 uf q6 mmbt 3906 r66 100kc15 0 . 1 uf q7 5179 r67 100kc16 68 pf q8 5031 r70 2 . 00kc18 0 . 1 uf q9 5031 r71 100kc19 0 . 1 uf r72 78 . 70kc20 5 - 25 pf r1 20m r76 100kc21 5 - 25 pf r2 20m r77 100kc22 47 pf fig7 r3 2 . 00k r78 100kc23 5 pf r4 78 . 70k r79 2 . 00kc24 20 pf r5 78 . 70k r80 100kc25 27 pf r6 249 . 0k r81 100kc26 1000 pf r7 249 . 0k r82 100kc27 1000 pf r8 78 . 70k r83 100kc28 10 pf r9 78 . 70k r90 100kc29 5 - 25 pf r10 47 r91 10mc30 5 - 25 pf r11 10 . 0k r92 100kc32 5 pf r12 83 . 00k r93 103kc33 5 - 25 pf r13 32 . 4kc34 1000 pf r14 47 u1 tlc27l9c35 100 pf r15 100k u2 tlc27l9c37 5 - 25 pf r16 200k u3 tlc27l9c38 1000 pf r17 2 . 00k u4 tlc27l9c39 1000 pf r19 1 . 82m u5 22100c40 22 pf ( fig6 ) r20 2 . 00k u6 22100c41 22 pf r21 47 u7 tlc27l9c42 0 . 1 uf r23 442k u8 tlc27l9c43 0 . l uf r24 442k u9 tlc27l9c44 1000 pf r25 2 . 00k u10 tlc27l9c45 1000 pf r27 442k u11 tlc27l9 r28 200k u12 tlc27l9cr2 hsms 2824 r29 2 . 00k u13 tlc27l9cr3 hsms 2824 r30 2 . 00k u14 tlc27m9cr4 hsms 2824 r31 47 u15 tlc27l9 r32 100k u16 tlc27l9d1 fdso 1503 r33 100k u17 tlc27l9d2 fdso 1503 r34 2 . 00k u18 tlc27m9d3 hsms 2822 r35 47 u19 tlc27m9d4 hsms 2822 r38 10 . 0k u20 tlc27m9d5 hsms 2822 r39 2 . 00k u21 tlc27m9d6 hsms 2822 r40 10k u22 tlc27m9d7 hsms 2822 r41 2 . 00k u23 tlc27m9d8 hsms 2822 r42 47 u24 tlc27m9 r43 47 u25 icl 7665 r45 5 . 6k u26 tl061 r46 2 . 4k r47 120k r48 2 . 7k r49 51k______________________________________ while only a single embodiment of the invention has been illustrated and described , it is not intended to be limited thereby but only by the scope of the appended claims .