referring now to fig1 a - 2e , and 3 , an array of electrically - erasable , electrically - programmable memory cells 10 is shown formed in a face of a silicon substrate 11 . only a very small part of the substrate is shown in the figures , it being understood that these cells are part of an array of a very large number of cells . a number of wordlines / control gates 12 are formed by second - level polycrystalline silicon ( polysilicon ) strips extending along the face of the substrate 11 , and bitlines 13 are formed beneath thick thermal silicon oxide layers 14 in the face . these buried bitlines 13 create the source region 15 and the drain region 16 for each of the cells 10 . a floating gate 17 for each cell is formed by a first - level polysilicon layer extending across about half of a cell 10 and across one bitline and extending over onto another adjacent bitline 13 . two &# 34 ; horizontal &# 34 ; or x - direction edges of the floating gate 17 for a cell are aligned with the edges of a wordline / control gates 12 . a tunnel area 19 for programming and erasing is formed near the source 15 of each cell 10 , and silicon oxide at this window 19 is thinner , about 100 a , compared to the dielectric coating 20 of about 350 a for the remainder of the channel beneath the floating gate 17 . programming and erasing can be performed using a relatively low externally - applied voltage when the structure of the invention is employed , with fowler - nordheim tunnelling requiring very little current . the coupling between layer 12 and layer 17 , compared to coupling between floating gate 17 and source 15 or substrate 11 , is more favorable because the floating gate extends out across the bitlines 13 and isolating area 22 . therefore , a larger fraction of the programming / erasing voltages applied between control gate 12 and source 15 will appear between floating gate 17 and source 15 . the cell 10 is referred to as &# 34 ; contact - free &# 34 ; in that no source / drain contact is needed in the vicinity of cell itself . in contrast to the device of co - pending u . s . patent application no . 07 /( interim designation 648 , 087 ) filed herewith , the regions between wordlines are implanted with p - type impurity to create doped isolation regions 21 that isolate cells from one another in the y - direction . as in the device described in that application , strips 22 of locos thick field oxide separate bitlines 13 between cells in the x - direction . note that the array of cells is not of the &# 34 ; virtual - ground - circuit &# 34 ; type because there are two bitlines 13 or column lines ( one for source , one for drain ) for each column ( y - direction ) of cells , one bitline being a dedicated ground , and one being the data input / output and sense line . the eeprom cells of fig1 a - 2e and 3 are programmed with a voltage vpp applied to the selected wordline 12 of about + 16 v to + 18 v with respect to the source 15 of the selected cell 10 . the source 15 of the selected cell 10 is at ground or other reference voltage . for example , in fig3 if the cell 10a is selected to be programmed , then the wordline labelled wl1 is brought to + vpp and the source labelled s0 is grounded . the voltage + vpp can be internally generated with charge pumps on the chip , with the externally - applied supply voltage having a relatively small positive potential , perhaps + 5 v . the selected drain 16 ( labelled d0 in this example ) is allowed to float under these programming conditions so there is little or no current through the source - drain path . the fowler - nordheim tunneling across the tunnel oxide 19 ( with thickness of about 100 a ) charges the floating gate 17 of the selected cell 10a , resulting in a shift in threshold voltage of perhaps 3 - 6 volts after a programming pulse approximately 10 milliseconds in length . a selected cell 10 is erased by applying a voltage vee ( internally generated ) of perhaps - 10 v on the selected wordline / control gate 12 and a voltage of about + 5 v on the source 15 or bitline 13 . the drain 16 ( the other bitline 13 ) is allowed to float . during the erasure tunnelling , electrons flow from the floating gate 17 to the source 15 because the control gate 12 is negative with respect to the source 15 . when a &# 34 ; flash erase &# 34 ; is performed ( all cells erased at one time ), all of the drains 16 in the array are allowed to float , all of the sources 15 are at potential vdd , and all of the wordlines / control gates 12 are at potential - vee . to prevent a write - disturb condition during the programming example ( cell 10a being programmed ), all of the sources 15 of non - selected cells , such as cell 10b , on the same wordline wl1 of fig3 are held at a voltage vb1 , which is in the approximate range of 5 - 7 volts positive . the drains 16 of non - selected cells such as 10b are allowed to float , preventing any source - drain currents from flowing . the voltage vb1 applied to the sources 15 prevents the electric fields across the tunnel oxides 19 of the cells , including example cell 10b , from becoming large enough to charge the floating gates 17 . another condition to be avoided is the &# 34 ; bitline - stress &# 34 ;, or deprogramming , associated with a high electric field across the tunnel oxide of a programmed cell when the source of the cell is at a potential near vb1 . to prevent this bitline stress condition , the non - selected wordlines / control gates wl0 and wl2 of fig3 are held at a voltage in the approximate range of 5 - 10 volts positive , thereby reducing the electric field across the tunnel oxide 19 of each non - selected programmed cell . a programmed cell such as 10c has a potential of about - 2 to - 4 volts on its floating gate , so when the voltage vb1 on the source s1 of such a cell 10c is in the range of 5 - 7 volts positive , the field across the tunnel oxide 19 could tend to deprogram the cell , but with voltage in the range of 5 - 10 volts positive on the wordline wl2 , the field is reduced . this voltage on the wordline / control gate wl2 is not so great , however , as to cause a voltage threshold vt change in a cell having no charge on its floating gate . the cells described above can be read at low voltage . for example , a row of cells may be read by placing + 3 v on the selected wordline / control gate , zero volts on all of the other wordlines / control gates , zero volts on all of the sources , and + 1 . 5 v on all of the drains . in this condition , the source - drain path of a cell will be conductive in an erased or a non - programmed state ( a cell with zero charge on its floating gate ), i . e ., storing a logic one . a programmed cell ( programmed to the high - voltage - threshold state , with a negative charge on the floating gate ) will not conduct , i . e ., storing a logic zero . a method for making the device of fig1 and 2a - 2e will be described in reference to fig4 a - 4d . the starting material is a slice of p - type silicon of which the substrate 11 is only a very small portion . the slice is perhaps 6 inches in diameter , while the portion shown in fig1 is only a few microns wide . a number of process steps would be performed to create transistors peripheral to the array , and these will not be discussed here . for example , the memory device may be of the complementary field - effect type in which n - wells and p - wells are formed in the substrate 11 as part of a prior process to create peripheral transistors . the first step related to the cell array of the invention is applying oxide and silicon nitride coatings 30 and 31 as seen in fig4 a , and patterning these coatings using photoresist to leave nitride over what will be the channel regions , the sources and drains , and bitlines 13 while exposing the areas where the thick field oxide 22 is to be formed . a boron implant at about 8 × 10 12 cm 2 dosage is performed to create a p + channel stop region beneath the field oxide 22 . then the field oxide 22 is grown to a thickness of about 9000 a by exposing to steam at about 900 ° c . for several hours . the thermal oxide grows beneath the edges of the nitride 31 , creating a &# 34 ; bird &# 39 ; s beak &# 34 ; 22a instead of a sharp transition . turning now to fig4 b , the nitride 31 is removed and , in the area where the bitlines 13 are to be formed , an arsenic implant is performed at a dosage of about 6 × 10 15 cm 2 at 135 kev , using photoresist as an implant mask , to create the source / drain regions and bitlines . next , another thermal oxide 14 is grown on the face to a thickness of about 2500 to 3500 a over the source / drain regions and bitlines 13 , during which time a thermal oxide of about 300 a will grow over the channel areas ( due to the differential oxidation occurring when heavily - doped and lightly - doped silicon are exposed to oxidation at the same time ), to create the oxide layers 14 above the source / drain regions and bitlines 13 . this oxidation is in steam at about 800 ° to 900 ° c . at the transition areas 18 where the bird &# 39 ; s beak 22a has been formed , the edge of the originally - formed thermal oxide has masked the arsenic implant so the concentration is lower and so the oxide growth in that area is less than that of the oxide 14 of the oxide 22 . referring now to fig4 c , a window 19 ( also seen in fig1 ) is opened in the gate oxide 20 . this is done using photoresist as mask , and etching through the oxide 20 to the bare silicon , then growing a thin oxide to form the tunnel window 19 . during oxidation of tunnel window 19 , oxide 20 over the channel region will grow to approximately 350 a . referring now to fig2 a , first polysilicon layer is now applied to the face of the silicon slice , doped n +, and a coating 34 of oxide , or oxide - nitride - oxide , is applied to separate the two polysilicon levels . the first - level polysilicon is defined using photoresist to leave elongated strips in the y - direction , parts of which will become the floating gates 17 . an oxidation , performed after the first - level polysilicon , and also creates the gate oxide 35 for the series enhancement transistor 36 . a second polysilicon layer is deposited , doped n +, and patterned using photoresist to create the wordlines / control gates 12 . at the same time as the wordlines / control gates 12 are defined , the edges of the first - level polysilicon are etched , so that the elongated x - direction edges of the floating gates are self - aligned with the edges of the control gates . a self - aligned ion implant step is performed , using the stacked polysilicon - 1 and polysilicon - 2 layers of wordlines / control gates 12 and floating gates 17 as a mask , to create the isolating regions 21 . for this purpose , boron is implanted at a dosage of about 10 12 cm 2 at about 70 kev . after annealing and oxidation , this implant produces the p + regions 21 very much like channel stop implants beneath field oxide . the physical dimensions of p - type isolating element 21 may be less than the corresponding physical dimensions of locos isolating element 21 of co - pending u . s . patent application no . 07 /( interim designation ti - 12792b . 1 ) referenced above . therefore , the memory arrays using the cell 10 of this invention may utilize less area on an integrated circuit chip . optionally , the junction profile on the channel side of source 15 may be tailored to make certain that it terminates under the 350 a gate oxide 20 , extending over the entire lower surface of window 19 and thereby maximizing the field - plate breakdown voltage of the source junction . extension 15a or 15b of source 15 extends past the window 19 area and greatly increases the possibility that erasure will be by purely fowler - nordheim tunneling and not by hot carriers . for example , extension 15a may be formed to extend source 15 completely under the lower surface of window 19 by implanting a n - type impurity in window 19 prior to or after growing the 100 a coating . an alternative procedure is to include phosphorus as one of the doping materials used to form source 15 , then subjecting the slice to a temperature cycle that causes the phosphorus to diffuse laterally under window 19 to form extension 15b . while the invention has been described with reference to an illustrative embodiment , this description is not meant to be construed in a limiting sense . various modifications of the illustrative embodiment , as well as other embodiments of the invention , will be apparent to persons skilled in the art upon reference to this description . it is therefore contemplated that the appended claims will cover any such modifications or embodiments that fall within the true scope of the invention .