Coded electronic security system
CROSS-REFERENCES TO RELATED APPLICATIONS 
     The present application is related to Ser. No. 600,901 for TRANSMITTER FOR A CODED ELECTRONIC SECURITY SYSTEM filed July 31, 1975 now U.S. Pat. No. 4,032,848 No. 600,891 for RECEIVER FOR A CODED ELECTRONIC SECURITY SYSTEM filed July 31, 1975, now U.S. Pat. No. 4,027,276, which are both assigned to the assignee of the present invention by Frank J. Shaughnessy. 
     BACKGROUND OF THE INVENTION 
     The present invention relates to a coded electronic security system, and more particularly, to an electronic security system of the type which allows the monitoring of various remote locations with a single indicating device. 
     Security systems for protectng homes and businesses are becoming increasingly popular due to an increase in vandalism and theft. The most commonly used protective systems require wiring of doors and windows in such a manner that the unauthorized opening of a protected door or window activates an alarm. Conventional systems which require extensive wiring and specially designed switching devices are susceptible to tampering and failure, and they are expensive to install. 
     Heretofore, attempts at using wireless intrusion alarm systems have met with limited success because such systems have been simply designed merely to indicate the presence of an actuating signal at the remote receiver. Any discrimination relating to rejection of other signals also present was provided merely to avoid false alarms. An indication of an alarm generally did not provide an indication of which particular transmitter in a system having a plurality of transmitters had activated the alarm, unless there were a like number of transmitters and receivers each operating on a different frequency within the system. 
     SUMMARY OF THE INVENTION 
     The present invention provides a coded electronic security system having a capacity to employ a plurality of transmitters with a single receiver capable of determining which of the transmitters in the system has generated an alarm. 
     In particular, a coded electronic security system includes a receiver and a plurality of transmitters. Each transmitter generates an RF signal at a common carrier frequency upon activation of an alarm condition, such as the opening of a door. 
     A modulator within each transmitter &#34;keys&#34; its carrier in accordance with an identification frequency unique to each particular transmitter and a blanking frequency common to the system. 
     The receiver verifies that the blanking frequency signal is present in the received RF signal and also verifies that the signal contains an identificaton frequency signal. Then the receiver associates the identification frequency signal with one of the transmitters in the system. 
     In a preferred embodiment of the invention, an electronic horn is sounded when any of the transmitters indicates that an alarm condition exists. A light emitting diode is flashed on and off to attract attention and to indicate the particular transmitter which is the source of the alarm. An external signal device may also be used, if desired. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a block diagram of a transmitter; 
     FIG. 2 is a schematic diagram of the transmitter of FIG. 1; 
     FIG. 3 is a block diagram of the receiver used in conjunction with the transmitter of FIGS. 1 and 2; 
     FIG. 4 is a schematic diagram of the radio frequency portion of the receiver of FIG. 3; 
     FIG. 5 is a schematic diagram of the analog-to-digital converter portion of the receiver of FIG. 3; 
     FIG. 6, comprised of FIGS. 6a, 6b, and 6c, is a schematic diagram of the decoding portion of the receiver; and 
     FIG. 7 is a series of voltage waveforms present in the receiver. 
    
    
     DETAILED DESCRIPTION OF AN EXEMPLARY EMBODIMENT 
     Transmitter Operation 
     Referring generally to FIGS. 1 and 2, a transmitter 10 is comprised of an RF oscillator 12 preferably operating in the frequency range of from 200-400 MHz. The RF oscillator 12 is switched &#34;on&#34; and &#34;off&#34; by a transistorized switch 14 at a switching rate determined by a modulator 16 comprised of a low frequency astable multivibrator 21, also called the &#34;blanking oscillator,&#34; which preferably operates at about 200 Hz and a high frequency astable multivibrator 23, also called the &#34;identification oscillator,&#34; which preferably operates at a frequency between 10 KHz and 35 KHz. 
     The identification oscillator 23 is slaved to the blanking oscillator 21 in such a manner that the identification oscillator is turned &#34;off,&#34; or blanked, whenever the blanking oscillator is &#34;off.&#34; With respect to the multivibrators 21, 23, the term &#34;off&#34; as used herein means its low level output and the term &#34;on&#34; means its high level output. The output of the modulator 16 is, therefore, a square wave at the frequency of the identification oscillator 23 which is blanked whenever the blanking oscillator 21 is &#34;off.&#34; 
     The output signal from the modulator 16 controls the transistor switching circuit 14. When the output of the modulator is at its high level, the transistor switch 14 is turned &#34;on&#34; and a carrier frequency from the RF oscillator 12 is transmitted. When the output of the modulator 16 is at its low level, the transistor switch 14 is turned &#34;off&#34; and there is no transmission. 
     The transmitter 10 is powered by a voltage supply 18 which, in the preferred embodiment, is comprised of a battery 17 and a transmit and off timer circuit 19. In the preferred embodiment of the transmitter 10, the battery 17 provides power following a mechanical movement, such as the opening of a door or window, which closes the normally open warning switch 15. The purpose of the transmit and off timer circuit 19 is to deactivate the transmitter 10 after approximately 40 milliseconds and inhibit transmission for 30 seconds. An impulse generator may be used as an alternative for the voltage supply 18, as will be understood by one skilled in the art. 
     Referring, in particular, to FIG. 2, a schematic diagram of the transmitter 10 is shown. The RF generator 12 is a standard high frequency radio transmitter of the type commonly used in garage door openers. The modulator 16 is comprised of four NAND gates 20, 22, 24, and 26 within a single integrated circuit. The first two NAND gates 20 and 22 are interconnected with resistors R 5  and R 6  and capacitor C 6  to form the blanking oscillator 21 which, in the preferred embodiment, has an output frequency of approximately 200 Hz. The operation of the multivibrator circuit is fully described in COS/MOS Digital Integrated Circuits, RCA Solid State &#39;74 Databook Series SSD 203B, Pages 407-409, RCA Corporation, 1973, which is incorporated herein by reference. 
     The remaining NAND gates 24, 26 are connected to form the identification oscillator 23, preferably operated at an identification frequency between 10 KHz and 35 KHz. The output signal of the identification oscillator 26 is blanked at 200 Hz by the blocking oscillator 21. 
     The values of resistors R 3  and R 4  and capacitor C 5  determine the operating frequency of the identification oscillator 23. The chart shown below provides typical values which may be used to obtain desired output frequencies for the identification oscillator 23; 
     
         ______________________________________                                    
Freq (KHZ)                                                                
          R3 (KΩ)                                                   
                      R4 (KΩ)                                       
                                  C5 (pF)                                 
______________________________________                                    
10        200         470         200                                     
15        150         330         200                                     
20        100         220         200                                     
25        147         330         100                                     
30        121         330         100                                     
35        100         220         100                                     
______________________________________                                    
 
    
     The transmit and off timer circuit 19 is comprised of a diode, Crl, three resistors, R8, R9, and R10, and a capacitor C1. Two of the resistors, R8 and R9, preferably have the values of 10 KΩ and 27 KΩ, respectively, in the preferred embodiment. The other resistor, R10, is much larger in value, 5.1 MΩ in the preferred embodiment. Capacitor C1, which in the preferred embodiment has a value of 4.7μF, is connected in parallel with resistor R7. 
     When the normally open warning switch 15 is closed, for example, by the opening of a protected door, the transmit and off circuit 19 is energized. Initially, capacitor Cl acts like a short circuit and resistors R8 and R9 operate as a voltage divider network to provide a high level voltage to one input terminal of NAND gate 20, thereby allowing the modulator 16 to operate. As capacitor Cl becomes charged, the voltage at the junction of resistors R8 and R9 decreases. After approximately 40 milliseconds, voltage at the junction of resistors R8 and R9 wil decrease to below that required as a high level input by NAND gate 20, thereby turning off the modulator 16. After the switch 15 is returned to its open position, capacitor Cl discharges through resistor R10, and after approximately 30 seconds the modulator 16 will again be operational. 
     Referring to FIG. 1, the waveform of the modulator&#39;s output signal is shown. Switch 14, comprised of a resistor R 2  and a transistor T 2 , which is normally biased in its &#34;cutoff&#34; state, has its input terminal connected to the output of the modulator 16. Positive output pulses from the modulator 16 &#34;saturate&#34; transistor T 2  turning on the RF oscillator, allowing its carrier frequency to be transmitted. 
     The output of the transmitter 10 is a series of RF carrier transmissions at a frequency in the range of from 200-400 MHz at a repetition rate and duration determined by the modulator 16. The number of &#34;bursts&#34; of RF transmissions which are grouped together is determined by the frequency of the identification oscillator 23 divided by twice the frequency of the blanking oscillator 21. In the preferred embodiment, the number of such &#34;bursts&#34; would be between 11 and 99. In the drawings, only four &#34;bursts&#34; are shown for the sake of clarity. 
     RECEIVER OPERATION 
     Referring generally to FIG. 3, the receiver 40 for the coded electronic security system monitors a single radio frequency in the range of from 200-400 MHz, and, in the preferred embodiment, can identify up to six independent transmitters. The receiver 40 picks up the transmitted RF signal at its antenna 42 and then amplifies, mixes, and detects the signal in an RF tunable receiver circuit 44, turned to the frequency of the transmitters. 
     The resulting signal is amplified and then filtered by an integrated circuit operational amplifier low pass filter 46, which passes only signals having a frequency below about 50 KHz. The filtered signal is amplified by another integrated circuit operational amplifier 48 having a control potentiometer 50 to adjust the output signal DC level so that only the transmitted signal is amplified. Normal background radio noise, already substantially reduced by the low pass filter 46, ends up in the positive saturation region of the amplifier 48 and is thereby eliminated. A third integrated circuit operational amplifier is used as a comparator 52 whose reference level is adjustable by another potentiometer 54. The output of the comparator 52 is a square wave signal corresponding to the output of the modulator 16 of the particular transmitter whose signal is being received. 
     The processed signal has the form of a series of pulses at the identification signal frequency followed by a period in which there is no signal, corresponding to the 200 Hz blanking frequency. The duty cycle of the blanking signal is approximately 50%. A digital monostable/astable multivibrator 55, shown in FIG. 5, connected in the monostable mode, changes state when triggered by a pulse and maintains the new state for as long as it is retriggered at a pulse rate higher than 10 KHz. The operation of the monostable/astable multivibrator is fully explained in COS/MOS Digital Integrated Circuits, supra, at pages 233-243. As long as the input pulse frequency remains higher than 10 KHz, the output of the monostable/astable multivibrator remains at a constant high level generating a signal which will be referred to as the inverted signal-on-pulse, or SOP, which is slightly longer than the series of input pulses being counted. The monostable/astable multivibrator 55 is included within the comparator 52. 
     In addition to being used to retrigger the monostable/astable multivibrator 55, the processed signal is applied to a pulse counting circuit 56. 
     The SOP starts a pulse width timer 58 which generates a window pulse, WP. At the same time, the SOP enables a channel counting circuit 60 and the WP signal enables the pulse counting circuit 56. The pulse width timer 58 is adjustable to allow it to accept variations of 200 Hz blanking due to transmitter component tolerances. The length of the SOP and WP signals are compared by a time comparator circuit 62. If the SOP is slightly longer than WP, an accept count pulse, ACP, signal is generated. Referring generally to FIG. 7, the relative timing of these pulses is shown. 
     The channel counting circuit 60 has a number of discrete output lines 64 corresponding to the number of identifiable transmitters in the system. In particular, for the preferred embodiment, the channel counting circuit 60 has six output lines called channels one through six and corresponding respectively to transmitters one through six. Each channel output line 64 is connected to one input of a NAND gate 66 (only one of which, 66d, is shown in FIG. 3). The other input to each of the six NAND gates is connected to the output of the time comparator circuit 62 which compares the pulse widths of the SOP and WP signals. 
     The actual identification of the channel, corresponding to the particular transmitter being received, is done by the pulse counting circuit 56 which can accept from one to 99 pulses within the time alloted by the WP signal. For example, if the WP time is 2 milliseconds, there would be a count of 20 for an identification frequency of 10 KHz, 30 for an identification frequency of 15 KHz, 40 for an identification frequency of 20 KHz, 60 for an identification frequency of 30 KHx, and 70 for an identification frequency of 35 KHz. In order to allow for variations due to component tolerance in the transmitters, the channel limit of channel 1 is preferably set at 15, channel 2 at 25, channel 3 at 35, channel 4 at 45, channel 5 at 55, and channel 6 at 65. These limits are connected to a particular NAND gate 110 representing each channel. At the pulse counter 56 exceeds each channel limit, it sends a pulse to the channel counting circuit 60. For example, four pulses are sent to the channel counting circuit 60 during the time the WP signal is on, to indicate channel four. The NAND gate 66d connected to the channel four output line 64d of the channel counting circuit 60 receives a second high input from the ACP signal and would send a pulse to a pulse counter 68d connected to its output. 
     The purpose of the pulse counters 68 (only one of which is shown in FIG. 3) is to verify that an appropriate signal is being received by the receiver 40. Accordingly, the pulse counters 68 must receive three correct signals in a row before the receiver 40 indicates receipt of a signal from an identifiable transmitter. After a pulse counter 68 has received its third correct pulse, a latch circuit 70, which can only be reset manually by opening a normally closed switch 72, is set. The latch circuit 70 is used to switch on an audio signal, such as a horn 74, to indicate that a transmitter has been activated, and a visual signal, such as an LED 76, to indicate which particular transmitter has signaled the receiver. 
     Various reset signals are provided in the receiver 40 to prevent false alarms. The first reset condition occurs either if the monostable/astable multivibrator 55 is being retriggered by a pulse frequency of less than 10 KHz, such as a random noise pulse or if the SOP pulse width is shorter than the WP pulse width. In either case, the time comparator circuit 62 is prevented from generating as ACP signal. Instead a reset signal, RCl, is generated. The RCl signal resets the pulse counting circuit 56 and the SOP signal resets the channel counting circuit 60. 
     Similarly, if the time between SOP pulses is too long, the channel counting circuit 60 is reset to a zero count. Therefore, both the duration and the frequency of the SOP signal are checked as part of the signal verification process. 
     The final signal verification is made at the output of each of the NAND gates 66 connected to the channel output lines 64 of the channel counting circuit 60. There, a pulse counter 68 must verify the count rate before the latch circuit 70 is operated. A pulse frequency timer 84 resets all of the pulse counters 68 unless one of the pulse counters 68 has reached a count of three within a predetermined time period, after which all of the pulse counters 68 are reset. 
     In the preferred embodiment of the present invention, a light 76 and horn 74 pulse on together to indicate the receipt of an actuating transmission. The signalling devices are driven by appropriate driver circuits 73 and 75 respectively, which indicate the channel number of the actuating transmitter and attract attention. 
     The horn 74 can be turned off with a reset button 82 for approximately 1 minute. Thereafter, the horn 74 will recycle unless the manual reset button 72 has been reset. Resetting the push button 72 unlatches the latch circuit 70, thereby resetting the horn 74 and LED 76 until the next actuating signal is received. 
     Referring now to FIG. 4, a schematic diagram of a conventional RF tunable receiver circuit 44, having an antenna 42, is shown. The receiver circuit 44 picks up the transmitted RF signal at its antenna 42; then amplifies it at an RF amplifier stage 86, mixes at a mixer stage 88, and finally detects the modulator&#39;s signal at a detector stage 90. 
     Referring generally to FIG. 5, the detected signal output from the receiver circuit 44 of FIG. 4 is filtered by an integrated circuit low pass filter 46 including an operational amplifier Al. The signal is then amplified by an amplifier stage 48 including an operational amplifier A2 whose biasing circuit includes a control potentiometer 50. 
     The filtered, amplified signal is fed into the comparator and analog-to-digital converter circuit 52 which includes another operational amplifier A3 biased by potentiometer 54. The comparator and analog-to-digital converter circuit 52 provide two output signals. The first corresponds to the output signal of the modulator 16 described in conjunction with the operation of the transmitter 10. The second corresponds to the blanking signal of the transmitter&#39;s blanking oscillator 21 and has been referred to as the SOP signal in conjunction with the description of the block diagram of the receiver 40. 
     Referring generally to FIGS. 3 and 6, the SOP signal is fed into a pulse width timer circuit 58, comprised of inverters 92 and 94, capacitors C1 and C2, and resistors R2, R3, and R4. The pulse width timer 58 generates the window pulse, WP, previously referred to. The operation of the pulse width timer circuit 58 is described in COS/MOS Digital Integrated Circuits, supra, at page 411. 
     Referring generally to FIGS. 6 and 7, the pulse width timer 58 is adjusted to provide a window pulse, WP having a slightly shorter duration than the SOP. The output of inverter 98 is the SOP signal, which is then fed into one input of a NAND gate 100. The other input to the NAND gate 100 is the WP signal, which goes to its &#34;high&#34; level simultaneously with the SOP signal but has a slightly shorter duration. RCl, the output of NAND gate 100 will be at its &#34;low&#34; level whenever both SOP and WP are &#34;high.&#34; Accordingly, if SOP goes to its &#34;high&#34; level when WP does, and SOP stays &#34;high&#34; for a longer period of time then WP, RCl will correspond to WP. 
     SOP and RCl are both fed into NAND gate 102 whose output is inverted by NAND gate 104. The output of NAND gate 104 is the accept counting pulse, ACP, signal. The combination of NAND gates 102 and 104 are the equivalent of a single AND gate. Accordingly, the ACP signal is at its &#34;high&#34; level whenever the RCl and SOP signals are both at their &#34;high&#34; levels corresponding to the excess duration of the SOP &#34;high&#34; level beyond the WP &#34;high&#34; level. 
     Referring generally to FIGS. 3 and 6, the frequency output signal of comparator circuit 52 is fed into the pulse counting circuit 56 comprising a pair of decade counters 106, such as RCA Digital Integrated Circuit type CD4017A. The first decade counter 106a is advanced one count at the positive input signal transition of each input pulse until it reaches the count of 10, at which time it generates a carry out signal which is sent to the input of decade counter 106b. The first decade counter 106a, therefore, advances in unit multiples and the second decade counter 106b, in multiples of 10. When the RCl signal from the output of NAND gate 100 is &#34;high,&#34; the decade counters 106, are reset to zero. 
     A series of NAND gates 110, each having the cathode of diodes 112 connected to their outputs make up a count sorting circuit. The purpose of the count sorting circuit is to recognize that the pulse counting circuit 56 has exceeded the predetermined channel limit related to each transmitter in the system. Accordingly, if the channel limits are set with the pulse count of channel 1 at 15, channel 2 at 25, channel 3 at 35, channel 4 at 45, channel 5 at 55, and channel 6 at 65, as discussed above, one input of each of the NAND gates 110, will be connected to the &#34;5&#34; output terminal of the first decade counter 106a. The other input terminal of each of the NAND gates 110 will be connected to the &#34;10&#34;, &#34;20&#34;, &#34;30&#34;, &#34;40&#34;, &#34;50&#34;, &#34;60&#34; terminals, respectively, of the second decade counter 106b. 
     The output of each NAND gate 110 goes to its &#34;low&#34; level when its associated channel limit has been reached. The diodes 112 prevent the outputs of the other NAND gates, which remain at their &#34;high&#34; level, from affecting the voltage drop across resistor R8 each time a NAND gate goes to its &#34;low&#34; level. A NAND gate 114 is connected as an inverter to the output of the count sorting circuit. The output of NAND gate 114 is connected to the input of the channel counting circuit 60 comprised of a decade counter, preferably of the same as those used in the pulse counting circuit. The channel counting circuit 60, starting with an output of zero, is incremented by one each time a channel limit is reached. Thus, for example, a count of 25 pulses by the pulse counting cirucit 56 would first cause NAND gate 110a to send a pulse to the channel counting circuit 60 first when a count of 15 is reached and then would cause a second pulse to be sent to the channel counting circuit 60 when a count of 25  is reached. The channel counting circuit would then indicate that &#34;channel 2&#34; has been activated. 
     The decade counter of the channel counting circuit 60 is reset by the SOP signal, i.e. simultaneously with the resetting of the pulse counting circuit 56. 
     Following the &#34;time window&#34; determined by the pulse width timer 58, the pulse counting circuit 56 is reset to zero by the RCl signal. At that time, the ACP signal is generated. The ACP signal and the output of the channel counting circuit 60 comprise the inputs to the NAND gates 66. The output of the NAND gate 66 associated with the activated channel is switched to its &#34;low&#34; level. The output of each of the NAND gates 66 is connected both to the cathode of one of a series of diodes 116 and to the clock input of one of a series of pulse counters or static shift registers 68, such as RCA Digital Integrated Circuit type CD4015A. 
     When the output of one of the NAND gates 66 is switched to its &#34;low&#34; level, there is a voltage drop across resistor R9 which starts the pulse frequency timer 84, the operation of which is more fully described in COS/MOS Digital Integrated Circuits, supra, at page 410. The output signal of the activated NAND gate 66 also advances the output of the static shift register 68 to which its output is connected. If the static shift register 68 reaches a count of three before the pulse frequency timer 84 generates a reset signal, a latch circuit 70, preferably a dual &#34;D&#34;-type flip-flop, such as RCA Digital Integrated Circuit type CD4013A, connected to the output of the static shift register 68 receives an input signal at its clock input. Unless three input pulses are received by the clock input of the static shift register 68 within the time allowed by the pulse frequency timer 84, all of the static shift registers 68 are reset and no signal will be forwarded to any of the latch circuits 70. 
     When one of the latch circuits 70 receives an input signal from its associated static shift register 68, the output signal of the latch 70 transitions from its normal &#34;low&#34; level to its &#34;high&#34; level, and there will be a corresponding &#34;high&#34; input to an associated NAND gate 120 connected to the output of the static shift register 68. The other input of each of the NAND gates 120 is attached to an output terminal of the LED and horn pulsing circuit 78 comprised of a decade counter, called the channel scanning circuit 122, driven by an astable multivibrator 124 of the type described with reference to the transmitter blanking oscillator 21. The frequency of the astable multivibrator 124 is preferably set a approximately 3 Hz. 
     The cathodes of a series of diodes 126 and the input terminals of a series of LED driver circuits 75 are each connected to the output terminals of respective ones of the NAND gates 120. The anodes of the diodes 126 are all connected together and to a horn driver circuit 73 which drives an audio alarm, preferably in the form of an electronic horn 74. Each of the LED driver circuits 75 drives an LED 76 associated with a particular one of the transmitters in the system. The LED&#39;s 76 used in the preferred embodiment are made by Dialight Corporation as Model No. 244-7870-3731-504. These LED&#39;s 76 include built-in current limiting resistors. 
     The astable multivibrator 124 cycles the channel scanning circuit 122 through each of its outputs. The outputs of the channel scanning circuit 122 serially interrogate each of the NAND gates 120, one of which is associated with each channel. When a signal is detected and verified for a channel, the associated latch circuit 70 holds one input of the associated NAND gate 120 at a &#34;high&#34; level. When that NAND gate 120 is interrogated by the pulsing circuit 78, the LED 76 associated with that channel will flash and the horn 74 will sound. 
     A horn reset timer circuit 80 comprises an integrated circuit timer 128, preferably of Signetics type NE-555V. The output of the integrated circuit timer 128 is connected to the anode of a diode 130 whose cathode is connected to the input of an inverter 132. When the output of the inverter 132 is at its &#34;low&#34; level, the horn drive circuit 73 is turned &#34;off&#34; silencing the horn 74. Each time the normally open horn timer reset switch 82 is depressed, timer 128 places a &#34;high&#34; level signal on the input of inverter 132 silencing the horn 74 for one and one-half minutes. 
     An initial start-reset circuit 71 is provided in the receiver to insure that each of the latch circuits 70 has a &#34;low&#34; level output when the system is first energized. The start-reset circuit 71 comprises a dual &#34;D&#34;-type flip-flop whose clock input is connected to an RC circuit comprising resistors R5 and R6 and capacitor C3. Each time the receiver is energized, a positive-going pulse is imposed upon the clock input to the flip-flop while the set, reset, and data inputs are kept at the &#34;low&#34; level. This insures that the output of the flip-flop, which is connected to each of the reset inputs of the latches 70, provides a reset signal to insure that the output of the latches 70 are low. 
     The start-reset circuit 71 is also used to reset a latch 70 which has been activated. Resetting the latch disables the associated NAND gate 120, thereby turning &#34;off&#34; both the LED 76 and the horn 70 associated with the channel.