High speed CMOS current sense amplifier
BACKGROUND OF THE INVENTION 
     This invention relates generally to current sense amplifiers and more particularly, it relates to a high speed CMOS current sense amplifier circuit which has a fast response time when making a low-to-high (zero to one) transition. 
     Current sense amplifiers are generally well known in the prior art and are typically used in electronic circuits to read data out of semiconductor memories such as EPROMs and EEPROMs. However, these prior art sense amplifiers suffer from the shortcomings of having to trade a high-to-low transition with a low-to-high transition. Because of commercial demands for significant increases in access time for addressable memories fabricated on integrated circuit semiconductor chips, it has become very important to memory designers to have available a current sense amplifier circuit which operates at high speeds so as to improve efficiency of the overall memory circuit operation. 
     It would therefore be desirable to provide a current sense amplifier circuit whose design does not depend upon a trade-off between the high-to-low and low-to-high transitions. In the present invention, the low-to-high transition is made extremely fast by precharging all bit-lines to ground with the aid of clamping transistors, thereby requiring that all of the bit-lines charge up from the ground level. This allows the circuit designer to optimize the sense amplifier for the high-to-low transition without deteriorating the low-to-high transition. The sense amplifier circuit of the instant invention has a low-to-high transition time of approximately 6 nanosecond at the temperature of +30° C. 
     SUMMARY OF THE INVENTION 
     Accordingly, it is a general object of the present invention to provide an improved current sense amplifier circuit which has a fast response time. 
     It is an object of the present invention to provide a CMOS current sense amplifier circuit which has a fast response time when making a low-to-high transition. 
     It is another object of the present invention to provide a CMOS current sense amplifier circuit having all of the bit-lines precharged to ground so as to facilitate a very fast low-to-high transition. 
     In accordance with these aims and objectives, the present invention is concerned with the provision of a CMOS current sense amplifier circuit for providing a high speed of operation which includes a sense amplifier for providing a first output. A memory array formed of core transistors is arranged in n rows of word lines and m columns of bit-lines. A first pass transistor and a plurality of Y-pass transistors are coupled between the sense amplifier and the memory array. A dummy sense amplifier is used to provide a second output. A dummy bit-line formed of core transistors are arranged in parallel along the n rows of word lines. Second and third pass transistors are coupled between the dummy sense amplifier and the dummy bit-line. Clamping devices are coupled to the memory array and dummy bit-line for maintaining each column or bit-lines at a ground potential. The first pass transistor, second pass transistor and clamping devices are responsive to false and true clamping pulse signals for permitting the quick discharge of first output of the sense amplifier and the second output of the dummy sense amplifier. A differential sense amplifier is responsive to the first and second outputs for generating a third output at an output terminal which has a fast response time when making a low-to-high transition. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     These and other objects and advantages of the present invention will become more fully apparent from the following detailed description when read in conjunction with the accompanying drawings with like reference numerals indicating corresponding parts throughout, wherein: 
     FIG. 1 is a schematic circuit diagram of a CMOS current sense amplifier circuit, according to the present invention; and 
     FIGS. 2(a) through 2(e) are a set of waveform diagrams useful in understanding of the operation of the sense amplifier circuit of FIG. 1. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENT 
     Referring now in detail to the various views of the drawings, there is shown in FIG. 1 a schematic circuit diagram of a high speed CMOS current sense amplifier circuit 10 of the present inventio. The sense amplifier circuit 10 has a very fast response time to a logic &#34;1&#34; state (unprogrammed EPROM cell). As a result, the sense amplifier circuit 10 makes a low-to-high (zero to one) transition almost instantaneously. The sense amplifier circuit includes a sense amplifier arrangement 12, a dummy sense amplifier arrangement 14 and an operational amplifier arrangement 16. 
     The sense amplifier arrangement 12 includes a pair of P-channel MOS transistors 18 and 20 having their gate electrodes connected together and to a ground potential during the read operation. The source of the transistor 18 is connected to a supply voltage of potential V CC . The drain of the transistor 18 is connected to the source of the transistor 20. The sense amplifier arrangement 12 further includes a pair of N-channel MOS transistors 22 and 24. The transistor 22 has its drain connected to the drain of the transistor 20 and to the gate of the transistor 24. The transistor 22 has its source connected to the ground potential and its gate electrode connected to the source of the transistor 24. The drain of the transistor 24 is connected to the supply potential V CC . The junction of the drain of the transistor 18 and the source of the transistor 20 is tied to the gate of an output transistor 26 formed of a N-channel MOS transistor. The source of the transistor 26 is connected to the source of the transistor 24. The drain of the transistor 26 is joined to the gate and drain electrodes of a load transistor 28 formed of a P-channel MOS transistor. The source of the transistor 28 is also connected to the supply potential V CC . The junction of the common drains of the transistors 26 and 28 serves as the output (node A) of the sense amplifier arrangement 12. 
     The dummy sense amplifier arrangement 14 includes a pair of P-channel MOS transistors 30 and 32 having their gates connected together and to the ground potential during the read operation. The source of the transistor 30 is connected to the supply potential V CC . The drain of the transistor 30 is connected to the source of the transistor 32. The dummy sense amplifier arrangement further includes a pair of N-channel MOS transistors 34 and 36. The transistor 34 has its drain connected to the drain of the transistor 32. The transistor 34 has its source connected to the ground potential and its gate electrode connected to the source of the transistor 36. The drain of the transistor 36 is connected to the supply potential V CC . The junction of the drain of the transistor 30 and the source of the transistor 32 is tied to the gate of an output transistor 38 formed of a N-channel MOS transistor. The source of the transistor 38 is connected to the source of the transistor 36. The drain of the transistor 38 is joined to the gate and drain electrodes of a load transistor 40 formed of a P-channel MOS transistor. The source of the transistor 40 is also connected to the supply potential V CC . The junction of the common drains of the transistors 38 and 40 serves as the output (node B) of the dummy sense amplifier arrangement 14. 
     The operational sense amplifier arrangement 16 includes current mirror N-channel MOS transistors 42 and 44 having their gate and source electrodes connected together. The common gates of the transistors 42 and 44 are connected to the drain of the transistor 42. The common sources of the transistors 42 and 44 are connected to the drain of a current source N-channel MOS transistor 46. The gate of the transistor 46 is connected to a reference voltage V REF . The source of the transistor 46 is tied to the ground potential. A load transistor 48 formed of a P-channel MOS transistor has its source connected to the supply potential V CC , its gate connected to the output (node A) of the sense amplifier arrangement 12, and its drain connected to the drain of the transistor 42. A load transistor 50 formed of a P-channel MOS transistor has its source also connected to the supply potential V CC , its gate connected to the output (node B) of the dummy sense amplifier arrangement 14, and its drain connected to the drain of the transistor 44. When the operational sense amplifier arrangement 16 is considered as functioning as a differential amplifier, the junction of the drain of the transistor 50 and the drain of the transistor 44 serves as the output (node C) of the differential amplifier. 
     The operational sense amplifier arrangement 16 further includes an output buffer stage consisting of transistor 52 formed of a N-channel MOS transistor and a transistor 54 formed of a N-channel MOS transistor. The output (node C) of the differential amplifier is connected to the gate of the transistor 52. The transistor 52 has its drain connected to the supply potential V CC  and its source connected to the drain of the transistor 54 and to the output V OUT  (node D) of the sense amplifier circuit 10. The gate of the transistor 54 is connected to the reference voltage V REF , and the source of the transistor 54 is tied to the ground potential. 
     The sense amplifier circuit 10 further includes a memory array 56 formed of a plurality of core transistors which are arranged in n rows of word lines WL 1 , WL 2  . . . through WL n  by m columns of bit-lines BL 1 , BL 2  . . . through BL m . As can be seen, each of the core transistors Q 11  . . . Q 1m  in the first row (n=1) have their gate electrodes connected together and to an input data signal V in  which is applied to the word line WL 1 . All of the sources of the transistors Q 11  . . . Q 1m  are connected to the ground potential. The respective drains of the core transistors Q 11  . . . Q 1m  are connected to corresponding bit-lines BL 1  . . . through BL m . Similarly, each of the core transistors Q 21  . . . Q 2m  to Q n1  . . . through Q nm  in all of the remaining rows are likewise connected. 
     The sense amplifier circuit 10 also includes a dummy bit-line 58 formed of a plurality of core transistors. Specifically, the core transistors are arranged in parallel along the n rows of word lines WL 1 , WL 2  . . . through WL n . In particular, each of the transistors Q 11   &#39;  . . . through Q n1&#39;   has its respective gate connected to the input data signal V in  which is applied to the respective word lines WL 1 , WL 2  . . . through WL n . All of the sources of the core transistors Q 11&#39;   . . . through Q n1&#39;  are connected to the ground potential. The respective drains of the transistors Q 11&#39;   . . . through Q n1&#39;  are connected to bit-line BL 1&#39; . 
     A first pass transistor 60 has its drain connected to the source of the transistor 26 of the sense amplifier arrangement 12, its source connected to all of the drains of Y-pass transistors Q D1  . . . through Q Dm , and its gate connected to a control terminal 62. A false clamp signal CP is applied to the control terminal 62 from a clamp pulse generator (not shown). A second pass transistor 64 has its drain connected to the source of the transistor 38 of the dummy sense amplifier arrangement 14, its source connected to drain of a third base transistor 65 and its gate electrode connected to a control terminal 66. The false clamp pulse signal CP is also applied to the control terminal 66. A plurality of bit-line clamp transistors B/L are provided so that all of their sources are connected to the ground potential. All of the gates of the clamp transistors B/L are connected together and to a control terminal 68. A true clamp pulse signal CP is applied to the terminal 68 from the clamp pulse generator. Each of the drains of the transistors B/L are connected to respective bit-lines BL 1  . . . through BL m  and BL 1&#39;  of the respective memory array 56 and dummy bit-line 58. 
     As previously stated, all of the Y-pass transistors Q D1  . . . through Q Dm  have their drains connected together and to the source of the first pass transistor 60. The respective sources of the transistors Q D1  . . . through Q Dm  are connected to corresponding bit-lines BL 1  . . . through BL m . Each of the gates of the transistor Q D1  . . . through Q Dm  are connected to respective Y-decode signals Y D1  . . . through Y Dm  from a Y-decoder (not shown). The Y-decode signals are used to select an unprogrammed memory cell. The third pass transistor 65 has its drain connected to the source of the second pass transistor 64, its source connected the dummy bit-line BL 1&#39; , and its gate connected to the supply potential V CC . 
     Parasitic capacitance represented by a capacitor C S  has one of its ends connected to the output (node A) of the sense amplifier arrangement 12 and its other end connected to the ground potential. Parasitic capacitance represented by a capacitor C BL1  has one of its ends connected to the common drains of the core transistors which are connected to the bit-line BL 1 . The other end of the capacitor C BL1  is connected to the ground potential. The capacitor C BL1  is used to facilitate the fast response of the sense amplifier circuit by clamping all of the bit-lines to the ground potential. Thus, this ensures that all of the bit-lines are required to be charged up from the ground potential. Also, this facilitates the quick discharge of the capacitance C S  at the output of the sense amplifier arrangement during a low-to-high transition of the sense amplifier circuit 10. 
     Reference is now made to the waveform diagrams shown in FIGS. 2(a) through 2(e) which are useful in understanding of the operation of the sense amplifier circuit 10 of FIG. 1. For ease of explanation, it will be assumed that it is desired to select the bit-line BL 1  wherein the gate of the Y-pass transistor Q D1  receives the decode signal Y D1  being in the logic &#34;1&#34; state. As a result, the Y-pass transistor Q D1  will be turned on. Further, since the gate of the third transistor 65 is tied to the supply potential V CC , it will always be turned on. Initially, at time t=0, all of the bit-line clamp transistors B/L in the array 56 and dummy bit-line 58 have a true bit-line clamp pulse signal CP at a logic &#34;1&#34; level (FIG. 2b) applied to their gates via the control terminal 68 so as to cause them to be turned on. This results in the clamping of all of the bit-lines BL 1  . . . through BL m  and BL 1&#39;  to the ground potential. In other words, the capacitor C BL1  connected to the bit-line BL 1  will be completely discharged and will be required to charge up from the ground potential. Simultaneously, a false bit-line clamp pulse signal CP at a logic &#34;0&#34; level (FIG. 2c) will be applied to the gates of the pass transistors 60 and 64 via respective control terminals 62 and 66 so as to cause them to be turned off. Thus, the capacitor C S  connected to the output of the sense amplifier arrangement 12 will be fully charged up. The outputs of the sense amplifier arrangement 12 at node A and the dummy sense amplifier arrangement 14 at node B are shown in curves 70 and 72 in FIG. 2(c) respectively. The outputs of the differential amplifier at node C and the sense amplifier circuit 10 at node D are illustrated in curves 74 and 76 in FIG. 2(e) respectively. 
     Assuming that at time t=1 the input data signal V in  makes a transistion from low-to-high (zero to one), the true clamp pulse signal CP will make a high-to-low transition, and the false clamp signal CP will make a low-to-high transition at a time t=2. As a result, the bit-line transistor B/L connected to the first bit-line BL 1  will be turned off causing the capacitor C BL1  to start charging from the ground potential. Further, the pass transistors 60 and 64 will be turned on, permitting the outputs of the sense amplifier arrangement and dummy sense amplifier sense arrangement to discharge quickly. As a consequence, the output at node D of the sense amplifier circuit 10 responds substantially instantaneously causing the very fast low-to-high transition to appear as indicated by edge 78 in FIG. 2(e). 
     The sense amplifier circuit of the present invention has the following advantages over the conventional prior art sense amplifiers: 
     (a) it uses a plurality of bit-line clamp transistors for grounding all of the bit-lines; 
     (b) it provides a very fast response time when making a low-to-high transition; 
     (c) it has a fast response due to the quick discharging of the capacitance C S  connected to the output of a sense amplifier arrangement; and 
     (d) the fast response during the low-to-high transition does not adversely affect the high-to-low transition. 
     From the foregoing detailed description, it can thus be seen that the present invention provides an improved CMOS current sense amplifier circuit which has a fast response time when making a low-to-high transition. The current sense amplifier utilizes a plurality of bit-lines clamp transistors for grounding all of the bit-lines so as to require the bit-lines to charge up from the ground level. 
     While there has been illustrated and described what is at present to be a preferred embodiment of the present invention, it will be understood by those skilled in the art that various changes and modifications may be made, and equivalents may be substituted for elements thereof without departing from the true scope of the invention. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the invention without departing from the central scope thereof. Therefore, it is intended that this invention not be limited to the particular embodiment disclosed as the best mode contemplated for carrying out this invention, but that the invention will include all embodiments falling within the scope of the appended claims.