Non-volatile dynamic random access memory cell
DESCRIPTION 
     1. Technical Field of the Invention 
     The invention relates to the field non-volatile dynamic random access memory cells. 
     2. Cross Reference to Related Applications 
     Reference is made to co-pending U.S. patent applications Ser. No. 655,175, J. P. Kasold et al, &#34;Dual Gate EEPROM Cell&#34;, and Ser. No. 655,176, C. H. Lam, &#34;Non-Volatile Dynamic Random Access Memory Cell&#34;, filed Sept. 27, 1984 and assigned to the assignee of the present invention, now U.S. Pat. No. 4,665,417. 
     3. Background Art 
     Non-volatile floating-gate MOS memories are well known in the industry. In such devices, the conductive state of an FET is determined by the voltage on an associated floating gate. 
     Designs have been proposed which facilitate the erasure and resetting of the voltages on these floating gates. For example, in U.S. Pat. No. 4,119,995 (issued Oct. 10, 1978 to Simko and assigned to Intel Corporation) the floating gate is controlled by separate programming and erasure gates which are disposed above the floating gate and insulated therefrom by an oxide layer. The floating gate voltage is programmed by electron injection from the substrate. The charge on the floating gate is erased by causing electrons to flow from the floating gate up to the erasing gate. 
     Other designs have been proposed which utilize charge transfer between the floating gate and one or more control gates to both erase and program the floating gate (i.e., in these designs the tunnelling or avalanche of electrons from a structure other than a substrate region is used to set the voltage of the floating gate). See e.g. Lee, &#34;A New Approach for the Floating-Gate MOS Nonvolatile Memory&#34;, Applied Physics Letters, Vol. 31, No. 7, October 1977, pp. 475-476. This paper discloses a single control gate separated from the floating gate by a poly-oxide layer. When the control gate is biased positive for writing, electron flow is induced from the floating gate to the control gate. Since this flow is greater than the flow of electrons from the substrate to the floating gate, the floating gate accumulates positive charge. When the control gate is ramped negative to erase, the floating gate accumulates negative charge. See also U.S. Pat. Nos. 4,099,196; 4,274,012; 4,300,212; and 4,314,265 (issued July 4, 1978, Jan. 24, 1979, Oct. 10, 1981 and Feb. 2, 1982, respectively, to Simko) which disclose erasable PROM&#39;s wherein a programming gate is disposed below the floating gate and an erasure gate is disposed above the floating gate. The devices are programmed by inducing electron flow from the program gate to the control gate and are erased by inducing electron flow from the floating gate to the erasing gate. In all four patents, the surface of one or more of the gates is roughened in order to enhance the induced electric fields. This promotes electron flow through the oxide layers separating the gates. 
     Among the materials which have such charge injection properties is the so-called dual electron injector structure (DEIS), which is a layer of SiO 2  having excess silicon crystals on its upper and lower surfaces. This structure is disclosed in U.S. Pat. No. 4,104,675 (issued to DiMaria and assigned to the assignee of the present application). A DEIS layer is generally formed by a chemical vapor deposition process which induces extra silicon crystal growth both prior and subsequent to the formation of an otherwise normal SiO 2  layer. Several patents specifically disclose the use of a DEIS layer as the injector structure for a non-volatile memory. See e.g., U.S. Pat. No. 4,336,603 (issued June 22, 1982 and assigned to the assignee of the present application). This patent discloses a single control gate which injects electrons into the floating gate through a DEIS layer. 
     This DEIS layer has also been incorporated in providing the injector structure for the non-volatile component of a non-volatile dynamic RAM. See e.g. U.S. Pat. No. 4,446,535 (issued May 1, 1984 to Gaffney et al and assigned to the assignee of the present application), which discloses the use of DEIS to construct a single control gate of a non-volatile element associated with (i.e. storing the &#34;latent image&#34; of) a dynamic RAM cell (DRAM). Such non-volatile DRAMs are also disclosed in U.S. Pat. Nos. 4,449,205 (issued May 15, 1984 to Hoffman); 4,363,110 (issued Dec. 7, 1982 to Kalter et al); 4,432,072 (issued Feb. 14, 1984 to Chao et al) and 4,375,085 (issued Feb. 22, 1983 to Grise et al), all of which are assigned to the assignee of the present application. In each of these patents, the data stored on the floating gate is erased before new data can be stored thereon. This extra operational step adversely affects the operational speeds attainable in these memories. 
     SUMMARY OF THE INVENTION 
     It is an object of the present invention to provide an improved non-volatile dynamic random access memory cell. 
     It is another object of the invention to provide a non-volatile dynamic memory cell in which data can be written into the cell without first erasing the existing data stored thereon. 
     It is yet another object of the invention to provide a non-volatile dynamic RAM cell which needs a minimum of support circuitry. 
     It is yet another object of the invention to provide a non-volatile dynamic RAM cell which can be combined with other such cells to form a high density memory array. 
     It is a further object of the invention to construct such a non-volatile dynamic RAM cell such that it is more immune to degradations in performance due to misalignment of the polysilicon layers. 
     These and other objects of the invention are realized by a non-volatile dynamic RAM cell in which the word line electrode is coupled through a layer of DEIS material to a floating gate. The floating gate is also coupled to a control gate electrode through a separate layer of DEIS material. These layers are configured such that the respective capacitance of the cell are not adversely affected by process variations. 
     In operation, when a first binary logic state is written into the floating gate from the storage capacitor, the DEIS material induces electron flow from the floating gate to the control gate. When a second binary logic state is written into the floating gate, the DEIS material induces charge injection from the plate of the capacitor into the floating gate. Due to the characteristics of the DEIS layer, the above-described charge transfers will occur if the logic state to be written is the opposite of the logic state already stored on the floating gate. No charge transfer will occur if these logic states are the same. Hence, there is no need for an erasure step prior to writing in given logic state into the non-volatile portion of the non-volatile dynamic RAM of the invention. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     The foregoing and other objects, features and advantages of the present invention will become more apparent upon a detailed description of the best mode for carrying out the invention. In the description to follow, reference will be made to the accompanying drawings, in which: 
     FIG. 1 is a top view of the memory cell of the invention; 
     FIG. 2 is a cross-sectional view of the memory cell along line 3--3 of FIG. 1; 
     FIG. 3 is a cross-sectional view of the memory cell along line 2--2 of FIG. 1; 
     FIGS. 4A and 4B are diagrams illustrating the conductive characteristics of the DEIS layer; and 
     FIG. 5 is an equivalent circuit of the memory cell of the invention. 
    
    
     BEST MODE FOR CARRYING OUT THE INVENTION 
     With reference to FIGS. 1-3, the structure of the memory cell will be described. FIG. 1 is a top view of the various layers deposited on a p-type (or n-type) semiconductor substrate 10. An SiO 2  insulator layer 12 is grown on the substrate. The insulator layer includes semi-recessed oxide isolation (S-ROX) regions 12A and 12B, which surround insulator layer 12 as shown more clearly in FIGS. 2 and 3. Note that insulator layer 12 is etched such that it has three discrete widths x, y and z in the horizontal direction (i.e. in a direction parallel to the plane of the substrate). A first polycrystalline silicon layer 14 is deposited on the insulator layer 12, and is etched to form two discrete portions 14A and 14B. Portion 14A (which is a floating gate electrode) substantially overlaps the region of insulator 12 having an intermediate width y, and partially extends into an area of the substrate covered by S-ROX region 12A (i.e. an area of the substrate which is covered by the insulator region having the smallest width x). Portion 14B (which is the plate of the storage capacitor) substantially overlaps the region of insulator 12 having the largest width z. 
     After the formation of a DEIS layer on the surface of portion 14A (as will be discussed hereafter), a second layer of polycrystalline silicon 16 is then deposited on the substrate 10. The second layer of polysilicon is etched to form two discrete portions 16A and 16B. Note that portion 16A substantially overlaps that region of portion 14A which overlays S-ROX region 12A. Portion 16B substantially overlaps the remainder of portion 14A. This particular configuration maximizes the overlap between the floating gate electrode 14A and the second polysilicon layer 16A to thus minimize the adverse effects of any alignment variation during processing. 
     FIG. 2 shows a cross-sectional view of the memory cell of FIG. 1 taken along line 3--3. After the deposition and etching of second polysilicon layer 16, n-type diffusions 18, 20 and 22 are formed in substrate 10 using typical implantation techniques. Diffusion 18 is a diffused bit line which receives a control voltage V BL . Diffusions 20 and 22 serve to separate the respective polysilicon layers from one another. As previously mentioned, the first and second polysilicon layers are separated by a layer of DEIS material 24. With reference to FIG. 3, note that the DEIS layer 24 is etched along with polysilicon layer 16 to form discrete portions 24A and 24B underlying the gate electrode 16A of the word line device (referred to hereafter as &#34;word line electrode 16A&#34;) and the control gate electrode 16B, respectively, to form first and second control gates which supply charge to and remove charge from the floating gate 14A. The word line electrode 16A receives a control voltage V WL  and acts as an FET in transferring the bit line voltage to the memory cell as well as controlling the voltage on the floating gate. The  control gate electrode 16B receives a voltage V CG   for controlling the voltage state of floating gate 14A. Finally, the capacitor plate 14B receives a control voltage V P  for controlling the voltage on the storage node (i.e. the region of the substrate beneath 14B). 
     Prior to discussing the operation of the cell, the characteristic of the DEIS layer will now be reviewed. Due to the electron flow enhancement properties of the surfaces of the DEIS layer with respect to the inner SiO 2 , each surface of the DEIS layer has an inherent diode characteristic. Since the respective surfaces of the DEIS layer promote electron flow in different directions, the total DEIS layer acts as (i.e. provides the electrical characteristic of) two back-to-back connected diodes, as shown in FIG. 4A. As shown in FIG. 4B, it is preferred that the DEIS layer be formed such that these diodes begin conduction at approximately ±10 volts. It is to be appreciated that any charge injecting material providing the characteristic as shown in FIG. 4B could be substituted for the DEIS material. 
     The operation of the invention will now be described with reference to FIG. 5, which shows an equivalent circuit of the cell of FIG. 1. Switch S1 represents the word line FET, which switches V BL  onto the substrate when V WL  goes to +5 volts. C D1  is the capacitance formed by DEIS region 24B between control gate electrode 16B and floating gate 14A; C D2  is the capacitance formed by DEIS region 24A between the word line electrode 16A and floating gate 14A; C FGN  is the capacitance formed by insulator layer 12 between floating gate 14A and the substrate 10; C I  is an additional inversion capacitance formed between the floating gate 14A and the substrate 10 only when a well region is induced beneath floating gate 14A; and C S  is the storage capacitor. For the sake of clarity, the various parasitic capacitances inherent in the memory cell have been deleted from the equivalent circuit of FIG. 5. This equivalent circuit has been found to present an accurate first order approximation of the performance of the memory cell. 
     Prior to describing the non-volatile aspects of the operation of the memory cell of the invention, a brief discussion will now be made of its function as a dynamic memory device. To write volatile data into the cell, V P  is set at +5 volts. The control gate voltage V CG  is set at +8 volts, which causes the floating gate voltage V FG  to rise to +5 volts (due to the respective capacitive values of C D1 , C D2  and C FGN , as will be discussed in more detail later). After the voltage on the floating gate has stabilized, V WL  is ramped up to +5 volts, causing the bit line voltage to be transferred via the word line device to the storage capacitor C S . If V BL  =0 volts, the storage capacitor will be grounded and will thus store a &#34;0&#34; logic state; if V BL  =+5 volts, C S  will charge to +5 volts minus Vt (the threshold of the word line device) and will thus store as &#34;1&#34; logic state. To read the cell, the bit line is precharged to +5 V, V WL  is again ramped to 30 5 volts, and the bit line current is sensed. If the storage capacitor is storing a &#34;0&#34;, the capacitor will charge and hence the bit line current will drop. If the capacitor is storing a &#34;1&#34;, there will not be any bit line current drop. Thus, the surface of the substrate beneath the floating gate and the capacitive plate functions as a dynamic storage node during volatile operations. 
     The relationships between the capacitances of the capacitors shown in FIG. 5 is as follows: 
     
         C.sub.D1 ≅1/2 C.sub.FGN 
    
     
         C.sub.D2 ≅1/3 C.sub.D1 
    
     
         C.sub.I ≅0.1 C.sub.FGN 
    
     
         C.sub.S &gt;C.sub.FGN 
    
     These general relationships govern the operation of the cell by controlling the charge transfer through DEIS regions 24A and 24B, as will be discussed in more detail below. 
     The operation of the cell will now be discussed for &#34;SAVE&#34; and &#34;GET&#34; operations. The &#34;SAVE&#34; operation causes each of the floating gates of the memory array to store the logic states on its associated storage capacitor. The &#34;GET&#34; operation causes all of the floating gates to transfer its stored logic state to its associated storage capacitor. This enables the memory array to be written into and read from in the same manner as conventional dynamic storage cells (since these operations are carried out with respect to the storage capacitor and not the floating gate). It is important to note that both of these operations are non-destructive with respect to the transferor (e.g. after the &#34;SAVE&#34; operation the capacitor still retains its stored logic state). 
     To perform the &#34;SAVE&#34; operation, V WL  is forced to ground, V BL  is set at +5 volts and the voltage on the control gate electrode is raised from +8.5 volts to +20 volts. After V CG  =20 V, the voltage V P  on the capacitor plate is lowered to ground. As a consequence, the potential well beneath floating gate 14A increases, and the potential well beneath capacitor plate 14B decreases. If the capacitor is storing a &#34;0&#34; state (i.e. no charge being stored), the inversion layer beneath the capacitor plate has its normal complement of electrons. Thus, when the potential well beneath the capacitor decreases in size, electrons will be forced to flow from beneath the capacitor plate to the larger potential well beneath the floating gate. This causes the surface of the substrate beneath the floating gate to become more negatively charged, capacitively coupling the floating gate voltage V FG  towards ground potential. If the capacitor is storing a &#34;1&#34; state (i.e. +5 V charge storage), the inversion layer beneath the plate is depleted of free electrons. No charge transfer to th potential well beneath the floating gate takes place, allowing the floating gate voltage to vary with the control gate voltage (which is at a high level). 
     In general, the voltage on the floating gate can be expressed as 
     
         V.sub.FG =χV.sub.CG,                                   (1) 
    
     where χ is the capacitor coupling ratio. When a &#34;0&#34; is to be stored, V CG  =+20 V, V P  =0 V and V sub  =0 V, such that 
     
         χ.sub.&#34;0&#34; =(C.sub.D1 /C.sub.FGT&#34;0&#34;)                    (2) 
    
     where 
     
         C.sub.FGT&#34;0&#34; ≅C.sub.D1 +C.sub.D2 +C.sub.FGN      (3) 
    
     Assume that χ &#34;0&#34;  ≅0.3. Thus V FG  =(0.3) (20)=+6.0 volts. Now referring back to FIG. 4B, we see that the DEIS material will conduct where the difference between either V CG  or V WL , and V FG  is greater than 10 volts. In this situation, V CG  -V FG  =20-6=14 volts. Thus, DEIS region 24B associated with control gate electrode 16B will conduct, removing charge from floating gate 14A and injecting the charge into control gate electrode 16B. This charge transfer will continue until the voltage on the floating gate rises from +6.0 V to 10 volts. The net charge gain by the floating gate can be expressed as 
     
         Q.sub.FG =(V.sub.FGf -V.sub.FGi) C.sub.FGT&#34;0&#34;              (4) 
    
     where V FGi  =+6 V and V FGf  =+10 V. Thus, the potential due to the floating gate charge is Q FG0&#34;  /C FGT  =+4 V, where C FGT  =C FGT&#34;0&#34; . 
     If a &#34;1&#34; is to be stored, recall that the inversion layer beneath the floating gate is floating due to a lack of electron flow from the inversion layer of the storage capacitor. This creates a depletion capacitance C I  between the floating gate capacitor C FGN  and the substrate. Thus, ##EQU1## Assuming χ &#34;1&#34;  ≅0.7, V FG  =(0.7) (20)=+14 volts. Thus, with reference to FIG. 4B, it is apparent that -4.0 volts of charge will be injected into the floating gate the word line electrode 16A via DEIS region 24A. Again, the net charge gain by the floating gate Q FG  =(V FGf  -V FGi )C FGT&#34;1&#34; , and the potential due to this charge is Q FG  /C FGT  =-4 V, where C FGT  =C FGT&#34;1&#34; . 
     Thus, the non-volatile portion of the memory cell of the invention will acquire a +4 V charge when the storage capacitor stores a &#34;0&#34; state, and will acquire a -4 V charge when the storage capacitor stores a &#34;1&#34; state. 
     A feature of disclosed memory cell is that the dynamically stored data can be read (by the coupling of the data signals to the storage capacitor) without concern that the negatively charged floating gate will impede channel formation. As discussed above, the charge on the floating gate is -4 V when storing a &#34;1&#34; state. This high negative charge may be sufficient to at least partially decouple the voltage developed on the bit line from the storage capacitor by prohibiting channel formation. However, when we want to &#34;read&#34; the logic state stored on the capacitor and the floating gate stores a &#34;1&#34;, the depletion capacitance C I  will be removed since the inversion layer beneath the floating gate no longer floats (i.e. it is receiving electrons from the word line device). As a result, the voltage due to the stored charge will drop from -4 V (=Q FG  /C FGT&#34;1&#34; ) to -1.8 V (=Q FG  /C FGT&#34;0&#34; ), and thus the floating gate will not impede channel formation to a degree which would prevent a proper &#34;read&#34; cycle. 
     The foregoing description of the non-volatile operation of the cell was made with the assumption that the floating gate was devoid of charge when the writing operation was initiated. A feature of the invention is that new data can be written over the old data stored on the floating gate without the need for an intervening erasure of the old data. This feature will now be discussed in more detail. During the discussion, reference will be made to the following relationship: 
     
         V.sub.FGN =V.sub.FGO +V.sub.FGW 
    
     where 
     V FGN  =the new voltage of the floating gate at the end of the present writing step; 
     V FGW  =the voltage on the floating gate at the end of the present writing step, assuming no previous floating gate charge; and 
     V FGO  =the voltage on the floating gate due to the previous charge storage from an immediately preceding writing step. 
     (a) Cell at &#34;0&#34; state, write in a &#34;0&#34;: 
     Under these circumstances, the voltage on the floating gate V FGN  =(+6 V)+(+4 V)=+10 volts. That is, assuming no previous charge storage, the floating gate will be at +6 volts when storing a &#34;0&#34;; furthermore, due to the charge transfer in storing a prior &#34;0&#34;, the floating gate already has +4.0 volts of charge stored thereon. Therefore, since the floating gate is at +10 volts, there will not be any charge injection, and the voltage on the floating gate will still be +4 volts. 
     (b) Cell at &#34;1&#34; state, write in a &#34;0&#34;: 
     Here, V FGN  =(-4 V)+(+6 V)=+2 V The -4.0 volts is due to the charge injected on the floating gate in storing a &#34;1&#34; previously, and the +6 V is the voltage on the floating gate due to the present writing of a &#34;0&#34;. Thus, there will be +8 volts worth of charge removal from the floating gate to control gate electrode 16B, and the final voltage of the floating gate will be V FG  =(-4 V)+(+8 V)=+4 V. 
     (c) Cell at &#34;0&#34; state, write in a &#34;1&#34;: 
     Initially, V FGN  =(+4 V)+(+14 V)=+18 volts, such that -8 V worth of charge will be injected into the floating gate, such that V FG  =(+4 V)+(-8 V)=-4 volts. 
     (d) Cell at &#34;1&#34; state, write in a &#34;1&#34;: 
     V FGN  =(-4 V)+(+14 V)=+10 volts, such that no charge injection occurs and V FG  still=-4 V. 
     Once the above-described &#34;SAVE&#34; operation has been completed, the charge on the floating gate is indicative of the logic state on the storage capacitor. Since the charge stored on the capacitor is no longer important, the memory array does not have to be periodically refreshed. In order to read the cell by conventional DRAM techniques, the charge stored on the floating gate must now be transferred back to the storage capacitor. In this &#34;GET&#34; operation, a &#34;1&#34; is first written into all of the cells of the array by raising the bit line voltage V BL  to +5 volts and then raising the word line voltage V WL  to +5 volts, while keeping V CG  =8.5 V and V P  at +5 volts. As a result, the storage capacitor will be charged to +5 V-V T  of the word line device. Note that this step can be completed concurrently with a conventional DRAM refresh cycle by forcing the bit line to +5 V. 
     Then, the control gate electrode 16B is grounded (V CG  =0), the bit line is grounded (V BL  =0), and then the word line electrode 16A is raised to +5 volts. The floating gate potential is due only to the charge stored on the floating gate. If the floating gate is positively charged (i.e. storing a &#34;0&#34; state), a channel will be induced below the floating gate, and the voltage of the inversion layer beneath the capacitor will be forced to the bit line voltage (i.e. ground). Hence, for a &#34;0&#34; stored on the floating gate, the capacitor voltage is at ground after the &#34;GET&#34; operation. On the other hand, for a stored &#34;1&#34;, the negative charge on the floating gate will prohibit channel formation, and hence the inversion layer of the capacitor will remain at +5 volts after the &#34;GET&#34; operation. Again, this step can be concurrent with a conventional DRAM refresh cycle by forcing the bit line to OV. 
     The non-volatile dynamic memory of the invention can be implemented with a minimum of support circuitry, in that only one control voltage (V CG ) rises above V DD  =+5 volts. Moreover, the memory cell of the invention is of relatively simple construction, and hence does not require a large number of processing steps in order to construct. 
     Further, the non-volatile portion of the memory cell has an overwrite capability. That is, new data can be written into the floating gate without first erasing the previously stored logic state. This elimination of the intervening erase step improves the overall storage cycle time of the cell. 
     Finally, the arrangement of the insulator layer as well as the first and second polysilicon layers minimizes the adverse effects of process variations. More specifically, in order for the memory cell of the invention to function properly, the relationships between the capacitors (e.g. C D2  =1/3 C D1 ) must be maintained. The particular arrangement of first poly 14A and second poly 16A (i.e. having the word line electrode serve as the control electrode of one of the control gates overlaying the floating gate) minimizes the possibility of disturbing these relationships should an error in the manufacturing process cause the two poly layers to be displaced with respect to one another. 
     It is to be understood that modifications can be made to the best mode for carrying out the invention as described above without departing from the spirit and scope of the invention.