Method and apparatus for starting single phase motors
BACKGROUND OF INVENTION 
     This invention relates generally to starting single phase motors and more particularly to starting capacitor start, capacitor start-capacitor run and split phase motors using solid state apparatus and techniques. 
     Such motors conventionally have been started using electromechanical relays or centrifugal switches. These devices are generally effective and are of relatively low cost but they suffer from certain inherent limitations. For example, since these devices have moving parts their longevity is limited thereby. Further, they are generally susceptible to being affected by dirt and chemical substances which may happen to be in their environment and they may also be sensitive to vibration. The most serious limitation however is the need to select and calibrate such devices for each motor rating. 
     It is an object of the present invention to provide a starting system and method for a single phase induction motor which can be used with a wide range or motor ratings, for example, from a tenth of horsepower up to approximately five horsepower. 
     Yet another object is the provision of a starting system and method which can be used with split phase motors as well as capacitor start and capacitor start-capacitor run motors. 
     Another object of the invention is the provision of a system which is reliable and long lasting. 
     Still another object of the invention is the provision of a starting system which will provide restart capability, prevent overloading of the start winding and be insensitive to line voltage variations. 
     Another object of the invention is the provision of a system that can readily replace existing systems, as a service part of as an original component, without significant modifications of the motor. 
     Various additional objects and advantages of the present invention will become readily apparent from the following detailed description and accompanying drawings. 
     SUMMARY OF THE INVENTION 
     Briefly, the above objects are realized by using a triac serially connected to the start winding of a single phase motor of any of a capacitor start, capacitor start-capacitor run or split phase type, and controlling the conduction of the triac and concomitantly energization of the start winding based on measuring ratiometric changes of either the start winding voltage or main winding current and comparing these changes to a value obtained during a calibration sequence. 
     According to a feature of the invention, a negative DC bias voltage is provided for the control module so that the triac can be driven in the second and third quadrants to minimize the required gate current. A powe supply detect circuit measures the value of the bias voltage and provides either a bias OK (BOK) signal indicative that the power supply is fully on or a system clear (SYSCLR) signal indicative that the bias voltage has decayed to a point where the data retained in the digital latches are considered not to be valid. 
     A triac enable (TENA) signal is issued by a state controller to a triac control circuit which turns on the triac and returns data to the controller when the actual command has been executed (TEXE). The triac control on the initial cycle always turns on the triac at a zero crossing of the triac voltage in order to protect the triac. 
     According to a feature of the invention an input signal processor is adapted to measure either start winding voltage or main winding current as selected and convert that into a DC level usable by comparators in the system. Every other half cycle is integrated and held for the following half cycle with decisions being processed during the following half cycle. The input signal processor is self timed to obviate phase relationship problems. The output of the input signal processor is a DC value proportional to the integration which, during a calibration sequence, is entered into a register as a calibration value with continuing measurements then compared to the calibration cut-in and cut-out constants that have been previously selected. 
     According to an alternative embodiment data measurements can be taken using multiple half cycles, for example two consecutive half cycles of the same polarity in order to improve the reliability of the data. 
     According to another feature of the invention, a start timeout counter is provided to prevent thermal overloading of the triac in the event that the motor fails to start after a selected period of time which, if desired, may be decremented during normal run time of the motor to avoid possible nuisance stalling of the motor. 
     According to a feature of the invention should the motor be overloaded during its normal run state, the start winding will be re-energized at a selected start winding voltage or main winding current value. If the power to the motor is interrupted the system enters a so called sleep state in which energy consuming portions of the system are turned off so that the calibration value can be retained for a selected period of time. If the motor is restarted within the selected period of time the recalibration sequence will be bypassed with the previous calibration value being employed. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     In the accompanying drawings in which several of the preferred embodiments of the invention are illustrated: 
     FIG. 1 is a schematic diagram showing the system used with a capacitor start motor; 
     FIG. 1a is a graph showing torque and start winding voltage as a percent of locked rotor versus slip for a typical capacitor start motor; 
     FIG. 2 is a schematic diagram showing the system used with a split phase motor; 
     FIG. 2a is a graph showing torque and main winding current as a percent of locked rotor versus slip for a typical split phase motor; 
     FIG. 3 is a block diagram of a control module used in the FIGS. 1, 2 system; 
     FIG. 4 is a state table showing the several states of operation and their sequence; 
     FIG. 5 shows the relationship of FIGS. 5a-5g to one another; 
     FIGS. 5a-5g together comprise a schematic circuit diagram of the control module of the instant invention selected to measure start winding voltage; 
     FIG. 6 shows a toroid for use in the control module when main winding current measurement is selected; 
     FIG. 7, a block diagram and FIG. 7a, a schematic circuit diagram, show a modification of the FIG. 5d portion of the system to provide decrement means for the triac time out counter; and 
     FIG. 8 is a schematic circuit diagram showing a modification of the measurement portion of the system. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     Referring now to the drawings; FIG. 1 shows a control module made in accordance with the invention used to start a capacitor start motor. An integrated circuit 10 is mounted on board 12 which is provided with terminals 1 through 4. Terminals 3 and 4 are connected to opposite sides of a start capacitor C a  which in turn is connected to the start winding of a capacitor start motor. Terminals 1 and 2 are connected respectively to power lines L1 and L2. The power supply for integrated circuit 10 comprises a filter capacitor C b , dropping resistor R a  and half wave rectifier diode D a  serially connected between terminals 1 and 2. A zener diode Z a  is connected on one side between the junctions of capacitor C b  and resistor R a  and IC 10 and on the other side to terminal 2. Zener diode Z a  provides and regulates the supply to a selected level, e.g., 5 volts. An auxiliary power supply capacitor C c  is shown connected between IC 10 and terminal 2 to provide power for the sleep feature to be explained below. Dropping resistor R b  is connected between terminal 1 and IC 10 and dropping resistor R c  is connected between terminal 4 and IC 10 to provide a suitable low voltage for the start winding voltage measurement. 
     Triac 14 is connected between terminals 3 and 2 with a gate control circuit comprising resistors R d  and R e  providing gating voltage for the triac. Zero voltage crossing to keep the voltage across the triac below approximately 20 volts to permit turn on the triac without deleterious effects is accomplished by sensing voltage across the triac through resistors R f  and terminal 2. 
     Resistor R f  connected between IC 10 and terminal 3 forms part of a zero voltage crossing turn on circuit also to be discussed below. An RC circuit comprising resistor R g  and capacitor C d  provides a snubbing function minimizing the rate of change of voltage over time to prevent triac misfiring. Resistor R h , connected between terminals 3 and 4, is a bleeder resistor for the start capacitor of the motor to provide shorter restart times. It should be noted that resistors R b  and R c  used in measuring the start winding voltage do not need to be expensive low tolerance resistors since the measurement technique employed is ratiometric, as will be described in detail below, and therefore the cost of the circuit is considerably reduced compared to direct measurement techniques. 
     FIG. 1a depicts motor characteristics of a capacitor start motor showing torque and start winding voltage with start winding both in and out of the current as a percent of locked rotor versus slip. The cut-in and cut-out values for the start winding are shown by the horizontal lines labeled In and Out at approximately 40% and 150% respectively. Upon initial starting of the motor the start winding is energized with the start winding voltage increasing along with torque, and at approximately 150% of locked value the start winding is de-energized with its voltage dropping to slightly under 60%. If an overload should occur the start winding voltage will decrease and upon reaching approximately 40% of the locked rotor value the system re-energizes the start winding to significantly increase the torque. The circuit provides a desired amount of hysteresis (differential between cut-out and cut-in values) to provide increased torque for such overloads. 
     FIG. 2 shows the system used with a split phase motor. IC 10 is provided with a current sensing toroid or current transformer T a  with one or few turns connected between terminals 2 and 4 to carry main winding current and an output resistor R; coupled across the secondary winding connected to IC 10. 
     FIG. 2a shows the motor characteristics of a single phase motor showing torque and main winding current as a percentage of locked rotor with the start winding energized and de-energized versus slip. The system de-energizes the start winding when the main winding current decreases to approximately 70% of the locked rotor value and re-energizes the start winding upon an overload which causes the main winding current to increase to approximately 85% of locked rotor value. 
     With reference to FIG. 3, the block diagram of the electronics (IC 10) includes a Power Supply, a Power Supply Detect (PSD), a Triac Control (TRC), a State Controller (STC), an Input Signal Processor (ISP), an Internal Clock (IC), a Programmable Level Comparator (PLC) and a Start Time-Out Counter (TOC). A system built in accordance with the invention comprises discrete components on a circuit board but is suitable for reducing to an integrated circuit. The IC package would have fourteen pins including; (1) COM, AC1-common for the power supply, (2) AC2-a power supply, (3) V ee  -a negative bias supply, (4) VS1-a positive sense analog input-voltage/current, (5) VS2-a negative sense analog input-voltage/current, (6) VS3-a triac sense analog voltage, (7) Gate-the triac trigger source, (8) V Cal  -a reference calibration voltage, (9) V CO  -triac cut-out voltage, (10) V CI  -triac cut-in voltage, (11) MT-select voltage or current operation (motor type), (12) DISA-disable triac-timeout counter and pins 13 and 14 not used. 
     The Power Supply converts 115 or 230 volts into a negative DC bias voltage used by the electronics in the system and the triac drive. 
     The Power Supply Detect circuit generates two logic control signals, a bias OF (BOK) indicative that the power supply is fully on, and a system clear (SYSCLR) indicative that the bias voltage has decayed to a point where the data retained in the digital latches is no longer considered to be valid. 
     The Triac Control circuit determines, under the control of the State Controller, when to trigger the triac that is driving the start winding. The Triac Control outputs either an enable signal that can be used by a zero crossing optical coupler or a direct triac drive based on second and third quadrant triac operation, as desired. 
     The Triac Control Circuit receives enable signals from the State Controller and returns data to the Controller when the actual command has been executed. The Triac Control insures when the triac is turned on the initial cycle always occurs at a zero crossing of the triac voltage to thereby prevent any large surge currents which can occur with capacitor start motors and avoid triac overloading. 
     The Input Signal Processor is adapted to measure either start winding voltage or main winding current and convert that into a DC level usable by the comparators in the system. The method used in determining the value involves integration of every other half cycle. Integration obviates spurious noise peaks which could otherwise affect the accuracy of the measurement. Every other half cycle is used to process the previous half cycle integration. The input signal processor is self timed by using the input voltage zero crossings to derive a clock signal called Z clock (ZCK) which is used to time the rest of the logic of the system. This results in avoiding phase problems regarding timing and signal processing. The output of the Input Signal Processor is a DC value proportional to the integration of the input data which is inputted to the Programmable Level Comparitor which compares the value to the calibration cut-in and cut-out constants which are ratiometrically programmed by the manufacturer of the system. 
     Since the system employs ratiometric comparisons the absolute value of any of the programming constants is not determinative but rather the division of one by another is determinative. This results in a system which is relatively independent of bias, voltage and temperature extremes. 
     The Internal Clock is a two phase high frequency clock used for switched capacitor circuits to insure that phase a and phase b have no overlapping edges. 
     The Start Time-Out Counter is a simple eight bit counter used to prevent the triac from thermal overload, that is, to turn off the triac if the motor cannot be started during a selected period of time. 
     
                                           TABLE 1                                 
__________________________________________________________________________
 SYN. CLOCKED BY ZCK                    DFF                               
         CURRENT ST                                                       
                   INPUTS     OUTPUTS   VARIABLES                         
STATE NAME                                                                
         CODE                                                             
             S0                                                           
               S1                                                         
                 S2                                                       
                   TEXE                                                   
                       DCMP                                               
                           BOK                                            
                              TC1                                         
                                 TENA                                     
                                     RST                                  
                                        NXS                               
                                           D0 D1 D2                       
__________________________________________________________________________
RESET    0   0 0 0 X   X   X  0  0   1  1  0  0  1                        
INITIALIZE                                                                
         1   0 0 1 0   X   X  1  1   0  l  0  0  1                        
INITIALIZE                                                                
         1   0 0 1 1   X   X  1  1   0  2  0  1  0                        
CALIBRATE                                                                 
         2   0 1 0 X   0   X  1  1   0  2  0  1  0                        
CALIBRATE                                                                 
         2   0 1 0 X   1   X  1  1   0  3  0  1  1                        
RUN DETECT                                                                
         3   0 1 1 X   0   X  1  1   0  3  0  1  1                        
RUN DETECT                                                                
         3   0 1 1 X   1   X  1  1   0  4  1  0  0                        
RUNNING  4   1 0 0 X   0   X  0  0   0  4  1  0  0                        
RUNNING  4   1 0 0 X   1   X  0  0   0  5  1  0  1                        
LS RESTART                                                                
         5   1 0 1 0   X   X  0  1   0  5  1  0  1                        
LS RESTART                                                                
         5   1 0 1 1   X   X  0  1   0  3  0  1  1                        
ERROR    6   1 1 0 X   X   X  0  0   0  6  1  1  0                        
SLEEP    7   1 1 1 X   X   0  0  0   0  7  1  1  1                        
SLEEP    7   1 1 1 X   X   1  0  0   0  3  0  1  1                        
__________________________________________________________________________
STATE NAME        OPERATIONAL SEQUENCE                                    
__________________________________________________________________________
RESET             THE NULL STATE, SYSTEM RESET                            
INITIALIZE        START TRIAC, WAIT FOR OK                                
INITIALIZE        RECEIVE OK FROM (TRC)                                   
CALIBRATE         RUN CALIBRATION SEQUENCE, WAIT FOR RESULT               
CALIBRATE         RECEIVED CALIBRATION COMPLETE                           
RUN DETECT        WAIT FOR CUT-OUT DETECT, INC (TOC)                      
RUN DETECT        CUT-OUT DETECTED                                        
RUNNING           NORMAL RUN STATE                                        
RUNNING           CUT-IN DETECTED, GO TO LS RESTART                       
LS RESTART        WAIT FOR TRIAC &#34;ON&#34;                                     
LS RESTART        TRIAC &#34;ON&#34;, GO BACK TO RUN DETECT                       
ERROR             TIME OUT ERROR STATE                                    
SLEEP             POWER SUPPLY HOLD-UP                                    
SLEEP             POWER BACK, RETURN TO FLOW                              
__________________________________________________________________________
          NAME/DEFINITION                                                 
__________________________________________________________________________
          BOK = T IF VEE IS VALID                                         
          TEXE = T IF TRIAC HAS BEN ENABLED                               
          DCMP = T IF COMPARE RESULT                                      
          TCOF = T IF TOC HAS TIMED OUT                                   
          DV = SUCCESSFUL CALIBRATION DATA VALID LATCH                    
          TCI = INDEX TOC                                                 
          TENA = REQUEST TRIAC ON                                         
          RST = RESET SYSTEM                                              
          NXS = NEXT STATE CODE                                           
__________________________________________________________________________
 
    
     With reference to FIG. 4 and Table 1 the operational sequence will be described. In the Null State the power is off and the motor will be at rest. When the power switch is turned on the system must first obtain a DC bias necessary to run the electronics and then perform several operations based on the conditions that are measured. As soon as a power valid signal (BOK) is detected the motor start switch system will reset all programmable parameters in the electronics. As mentioned above the circuit is self timed with respect to the measurements that it is making on the input. If valid data transitions are detected on the input, the system will then proceed to initialize the triac. These states are coded as noted in FIG. 4 and TABLE 1. 
     In the normal sequence when the power is high enough to run the electronics all the registers will be initialized and the triac will be turned on. This allows time for the in-rush current of the motor to stabilize. 
     This is labeled state code 1 which has a binary equivalent to 001. The system outputs a triac enable system to the triac control and waits for the triac control to tell the state controller that the zero crossing of the triac voltage has been detected, and the triac in now being triggered on every half cycle of the 60 cycle input wave form. At this point the motor start winding voltage or main winding current can now be calibrated for the purpose of measuring ratiometric change. After the first zero crossing of the triac voltage, the system will enter state code 2 which has a binary equivalent of 010. In this state the triac is still on and the measurement system will now measure locked rotor start winding voltage or main winding current. The Input Signal Processor and Programmable Level Comparator are now directed by the State Controller to integrate, hold and detect a reference calibration level to be used in determining when the motor is at proper speed and when the motor needs to be restarted. 
     The method used requires that the calibration voltage in the electronics be normalized by a digitally controlled, data control circuit, to be discussed infra, which takes the calibration measurement and increases the gain of an amplifier until the output level of the amplifier equals the voltage that has been previously programmed as the calibration voltage labeled V-CAL. In this way, the total equivalent gain between the motor start winding voltage or main winding current is modified during the calibration cycle so that the gain constants can be used to determine ratiometric changes regarding cycles that occur later. When this gain is found, the system automatically loads the value of the gain into a register which can not be changed unless the circuit is completely reset. The data valid latch set to true tells the electronics that there is a valid locked rotor calibration of either start winding voltage or main winding current available to detect when the motor has started or when it has been stalled. When the data valid latch has been set, the system is ready to detect when the motor is actually run. This state is labeled run detect has a state code of 3 or a binary equivalent of 011. 
     In this state the triac is still energized while the system is detecting the start winding voltage or main winding current of every cycle then comparing that to the voltage used to determine when the triac should be cut-out. 
     As mentioned supra, the motor characteristic of capacitor start motors and split phase motors are different in that capacitor start motors have a start winding voltage that increases with increasing rotor RPM. In split phase motors, the start winding voltage does not change with speed. However, since main winding current decreases with increasing speed in both types of motors, split phase motors may use main winding current to sense speed changes. The MT input (motor type input) tells the programmable level comparator whether the system is to detect start winding voltage or main winding current. The run detect state simply waits until the start winding voltage has increased to the cut-out constant or main winding current has decreased to the cut-out constant. When this is detected it is represented by a signal from the Programmable Level Controller called the data compare (DCMP). When this occurs the controller knows that the start winding voltage has risen to a constant equal to the cut-out constant divided by the calibration constant, or in the main winding current mode that the cut-out constant divided by the calibration constant has been reached. 
     Once the system is running this state is labeled state code 4 which has a binary equivalent to 100. 
     The triac enable signal, labeled TENA, is now returned to zero and the triac controller disables the triac. The running state is the normal operating mode for the motor. From this state if a stall occurs, which means the motor is overloaded, the system is still detecting start winding voltage or main winding current. In the running state and if the so called cut-in constant is detected for either operating mode then the system will attempt an automatic restart similar to the initial start of the motor. This occurs when the State Controller receives the data compare signal from the programmable level Comparator. The transition between running and stall level or drop out state has a state code 5, a binary equivalent of 101. 
     The drop out state causes a triac enable signal to be sent to the triac controller, however, the triac controller will not attempt to turn on the triac until the voltage on the triac has been reduced to a selected value typically in the range of twenty to forty volts. This prevents the triac from turning on with relatively high DC voltage on its anodes and enhances the reliability of the system. 
     The Statee Controller receives confirmation from the Triac Control that the zero crossing has been detected and the triac is now being triggered. It will make the transition back to the run-detect state and the run-detect to run sequence is reinitiated. Should for any reason, however, the motor be permanently stalled, the function of the Start Time-Out Counter comes into play. This counter is intended to prevent thermal overloading of the triac. This is a simple eight bit counter that is cleared in the initialization state and indexed whenever the triac is enabled. In the state transition table these increments are labeled TCI and there is one increment for every transition or zero positive crossing of the measurement clock. This feature could be disabled at the discretion of the user. This describes the normal operating sequence of the motor start switch, however, there are several other conditions that can occur that the motor start switch system will properly handle. These include loss of power due to a momentary interruption of the power line or a triac timeout which occurs when the time counter overflows. This is represented in the state table as TCOF is true. Most of the transitions in the normal sequence are synchronized, that is, they trigger on the leading edge of the sixty (of fifty) cycle clock. However, other substates of the system are asynchronous since they can occur at any point in time. These asynchronous transitions are triggered when the triac time overflow counter has overflowed indicating that the triac should be turned off permanently or at least until the system is reset completely or by loss or bias, which occurs when the power has been interrupted to the system. These states are labeled error and sleep recover state, respectively. The error state code is 6 which has a binary equivalent of 110 and the sleep recover state is 7 with a binary equivalent of 111. 
     The error state can only be entered via the Start Time-Out Counter overflowing. This occurs when the triac has been on for a selected time, for example at least eight seconds which is at least seven or eight times, depending on the motor application, the amount of time required to start a motor. Once the time-out error state is entered the system will not re-energize the triac until the system is cleared. This requires that the bias voltage to the system diminish below the point at which any of the data can be successfully held by the latches and flip flops. 
     The sleep recover mode eliminates potential calibration errors during a brief loss of power. This state is entered when the bias is detected to be not valid and the system has a valid set of calibration data. If the system loses power before the motor has been successfully calibrated then no attempt to recover can be attempted and the system must be driven back to the reset stage. If the system does enter the sleep state then a motor restart without a calibration can be attempted. As soon as the bias is detected to be valid again, as long as the bias has not decayed to the value set as a system clear, the detection of a valid bias will cause the system to enter the run detect state, again, a normal start sequencing is re-enabled. The sleep-recover feature avoids the situation of using calibration data based on a motor which is still rotating due to a large moment of inertia, even though power has been interrupted. 
     Referring now to FIG. 5a which shows an implementation employing discrete components, the Power Supply comprises a step down transformer shown at pins 1 and 2 needed due to the relatively large number of IC&#39;s employed. This would not be used when the system is reduced an IC. The line from pin 2 is the reference common for the entire electronics system and is connected to the power busing, a 60 (or 50) cycle AC wave form derived from the input power line. This is rectified by diode D 1  into a negative half cycle sine wave. Capacitor C 1  and C 22  filter that wve form into an RMS value plus the AC harmonics. 
     Transistor Q 1 , and Diodes D 4 , D 3 , D 2 , Z 1  coupled to the base of Q 1  form a voltage reference that defines the value of -V. Diode D 5  coupled to the emitter of Q 1  prevents flow of current from -V ee  through Q 1  in its reverse direction. Resister R 2  biases D 4 , R 3 , D 2  &amp; Z 1  and reistor R 1  limits the current through transitor Q 1  to protect Q 1 . Capacitor C 2  is used to filter the output of the regulator and is the sleep function holdup capacitor. 
     The power supply detect circuit comprise two sections, the first generates a bias status logic signal--this logic signal is detected from the input bias signal V ee . Zener diode Z 2 , resistors, R 3  and R 4  are placed in series between common and -V ee  with transistor Q 2  coupled between from V ee  and the center tap of R 3  and R 4 . Transistor Q 2 , in collector is pulled up to common through resistor R 5 . This forms a voltage switch which will send the collector voltage of Q 2  which is labeled BOK low whenever the voltage on Vee is greater than the zener voltage of Z 2  plus the base emitter voltage of Q 2  multiplied by the factor 1+R 3  /R 4 . 
     It will be seen that the BOK signal can be programmed to different values by the selection of Z 2 , and R 3  and R 4 . The output of Q 2  is then inputted into a logic gate labeled Z 3C  which is a two input NOR gate connected as an inverter. This provides a logic true value for BOK. The system clear function is derived from transistors Q 3  &amp; W 4  which form a resistively coupled latch that detects the relative value of V ee . Collector pull ups for the latch are resistor R 33  and R 38 . The feedbacks resistors are R 34 , R 37 , R 35  and R 36 . Capacitor C 10  is used to decouple any RF interference from the latch. During normal operations with all the capacitors initially discharged as V ee  begins to rise the output of the latch labeled SYSCLR would normally be low because of the different resistor ratios of R 34 , R 36 , R 37 , R 35 . This would clear all the latches. Once V ee  is greater than approximately 4 volts, the voltage at which a flip flop will hold its data properly, the latch resets into the non clear mode. Thus if V ee  is below the lower threshold all the data is cleared from the system but for any voltage above that threshold it is not. In the normal sequence, when power is lost, as V ee  decays the BOK signal is used to eliminate all major power drain but the latches are not cleared unless V ee  decays to the lower limit voltage. 
     The triac control (see FIGS. 5c and 5f) senses the voltage across the triac and depending upon logic control from the State Controller determines proper triggering for the triac. As seen in FIG. 5c, the triac voltage is sensed through two comparators labeled X 1A  and X 1C . The resistor string formed by R 12 , R 13 , R 14  &amp; R 16  and R 15  is used to set thresholds for when the triac voltage is above or below its zero value. Diode D 10 , D 11 , D 12  &amp; D 13  are reverse protection diodes not required by the design but simulate the diodes present in an integrated circuit form of the circuit. 
     The two comparators&#39; outputs are inputted to a three input NOR gate labeled Y 3C . The other input of the NOR gate is the BOK signal. The output of the 3 input NOR gate is inputted to a two input NOR gate labeled W 2A  which is the zero crossing signal. This logic signal will be low whenever the voltage on the triac is close to zero. This is the signal that determines the proper point to trigger the triac. Logic control for the triac control comes from the state control register into a set of combinational logic labeled Y 6 . Two gates two input NOR gate sense the value of the State Control Register flip-flops and derive a logic signal called Triac Enable (TENA). 
     The TENA is inverted by a two input NOR gate fed into an RS latch labeled EX1. When the triac is enabled the RS latch is enabled on the next transition of the zero crossing signal from the comparators. One set, the latch, which has an output labeled TEXE, is set and is not reset until the triac is turned off by the State Controller. When the triac TEXE signal goes high, this means that the triac has been enabled by the State Controller and that a zero crossing has been detected and the triac may now be triggered on every half cycle. TEXE is inverted by two input NOR gate labeled W 3A  so that both the positive and negative logic versions are available. 
     The indexing for the Start Time-Out Counter (FIG. 5c) as mentioned are performed whenever the traic is enabled. This signal is labeled TCI and eminates from a two input AND gate Y 5B . The index signal is enabled by the triac execute and clocked by the zero clock that comes from the input signal processor. 
     The input signal processor (see FIG. 5b and 5c) comprises two sections. There is a section that generates the clock and a section that performs the measurement itself. The two inputs labeled VS1, VS2 have diodes D 6 , D 7 , D 8 , D 9  which approximate the input protection diodes of an integrated circuit design version of the motor start switch. The inputs also have resistors R 8 , R 9 , R 10  and R 11  which establish a common mode voltage which is approximately equal to 1/2 V ee . Since VS1 and VS2 are resistively coupled to the line voltage and the start winding voltage there will be an AC voltage appearing between VS1 and VS2 which is equal to the start winding voltage itself. 
     This differential signal is fed into a comparator labeled X 1B  and the output of that comparator, which is connected to ground through resistor R 39 , is at logic 1 for VS1 greater than VS2 and at logic zero where VS2 is greater than VS1. This forms a clocking signal when the output of the comparator is high on positive half cycles and low on negative half cycles. The output of the comparator is then fed into a flip flop labeled V 6A  which is clocked by a combination of the internal clock and an edge triggered lock out circuit which simulates comparator hysteresis. The time out loop is formed by taking the output of the flip flop labeled zero clock or ZCK into an exclusive OR gate Z 1A  that has one input RC coupled by resister R 7  and capacitor C 4  to the other input. The output of Z 1A  is then a pulse on either a positive or negative transitions of ZCK. This signal is then fed into a two input NOR gate labeled Z 3D  which will lock out the clock of V 6A  for a time constant controlled by R 7  and C 4 . Although not absolutely required by the design this is the time delay equivalent of hysteresis in a comparator. The output of Z 1A  is also fed into a two input NOR gate Z 2C . This output is then inverted again to derive a signal which is the integrator clear which will be discussed below. 
     The other section of the input signal processor is a differential switch compacitor integrator. The two phase internal clock is combined with the zero crossing clock so that during positive cycles of the zero clock the integrator is in the integrate mode. In the integrate mode (see FIG. 5a) phase A eminates from a two input NOR gate labeled Z 3B  and phase B comes from a two input NOR gate labeled Z 3A . These signals are then inverted. Phase A is inverted by a two input exclusive OR gate Z 1B . Phase B is inverted by a two input NOR gate W 2B . These signals are gated with the inverse zero clock signal by a two input NOR gate labeled W 3B  and W 3C  (FIG. 5b) to transfer gate labeled V 2A-D  and the input of the integrator-that is V 2  pins 1 and 4. During the phase A clock, while the zero clock is high, the voltage on VS1 and VS2 is sampled by capacitor C6. During phase A the transfer gate labeled V2 pins 8 and 11 are off so the voltage on C 6  is equal to the voltage on VS1 minus VS2. This voltage then is a differential sample of the input voltage at the end of the phase A clock period. During phase B the input transfer gates are turned off and the output transfer gates V 2  pins 8 and 11 are turned on. These gates are connected to an operational amplifier labeled V 1B  with a capacitor C 7  connected between the output and the inverting input. During phase B clock capacitor C 6  is effectively switched over to the inputs of the operational amplifier. Current must flow between C 6  and C 7  since the differential input voltage of an operational amplifier must be zero and the voltage on capacitor C 6  previously contained the voltage of VS1. The amount of current that flows and the amount of voltage change that occurs on C 7  can be determined based on the distribution principle of switch capacitor circuits. The output of the operational amplifier labeled pin 7 is equal to the half cycle integration of VS1 minus VS2 while the zero clock is positive. When the zero clock goes negative the input transfer gates are disabled and the operational amplifier will hold the last value across C 7 . It will hold this voltage for the entire negative half cycle of the zero clock, the hold interval. Since the system uses a single power supply there must be a virtual ground supplied to the system. This voltage is derived from the same string of resistors that set the calibration and set all the motor constants. As previously mentioned there is a clear signal supplied to the integrator, this clear signal is supplied on the leading edge of the zero clock which is the beginning of the integration period. This resets the integrator for a very short period during the very beginning of its integration cycle, giving it a known initial state. 
     The output of the input signal processor labeled V-data (FIG. 5b) is the output of the operational amplifier V 1B . The output of input signal processor, once again, assumes the form of the integration of VS1 minus VS2 during the positive cycle of the zero clock and is the last integration value obtained during the negative half cycle of the zero clock. That means that anytime during the negative zero clock period, the data measured from the motor start winding or main winding current can be processed and decisions made by the rest of the motor start switch system. The programmable logic comparator consists of two sections. The first section (FIG. 5b and 5g) is used during ythe calibration interval to determine the gain constants that normalize the calibration data. This system includes integrated circuits X 3  (A and B), V 3  (A,B,C,D), V 4  (A,B,C) two AND gates Y 5 (C,D) and the D flip-flop labeled Y 4A  which generates data valid. In the calibration state the counter labeled X 3  will have an initial value of zero. During the negative half cycle, the zero clock of V-data is equal to the last integration or in this case the integral of the calibration voltage. The gain of amplifier V 1B  is controlled by the counter X 3 , the analog switches V 3  and V 4 , and the values of resistors R 32  (FIG. 5f), R 17 , R 18 , R 19 , R 20 , R 21 , R 22 , R 23 , and R 24 . R 32  sets the maximum gain of the amplifier, the resistors R 18  to R 24  set binary weighted gain incremental values for amplifier V 1D . The data is amplified by V 1D  and compared to a value of the calibration data. This calibration data enters the system through programming of resistors R 25 , R 26 , R 27 , R 28 , R 29 , R 30  and R 31 . As noted supra either type of motor can be calibrated. 
     The general form of the calibration programming employs four resistors, the voltages across these resistors are switched into the comparators X 1D  inverting input by analog switch X 2 . Depending on the state of the system, in particular during calibration state code 2 which is the calibration state the system switches the calibration voltage into the comparator so comparisons can be made between V-data amplified by a constant which is digitally controlled and compare it to a value previously programmed into the system by the user. So the gain of the amplifier is increased at a frequency determined by the internal clock, phase A and phase B. The length of time it takes to calibrate the system is determined by the relative magnitude of V-data and the relative frequency of the internal clock to the 60 cycle clock. 
     During the calibration interval the gain of the amplifier is incrementally increased until it&#39;s equal to the calibration voltage. At that point a combination of logic labeled Y 2 , Y 3 , Z 1C , Z 1D  tells the state controller that the calibration point has been found, the data valid latch Y 4A  is set and once the data valid latch is set, the counter is prevented from incrementing any further. Several events occur at once; the state controller is told that the calibration has been found and it has also been told that if the power is lost it can attempt to restart and the calibration circuit is locked out so that no further changes in gain in the calibration system are possible. The result is now that the input data relative magnitude times the gain of the calibration system has been normalized to a value equal to the calibration voltage programmed at the input pins. After calibration has been achieved, the programmable level comparator switches over to a simple comparator with a calibration gain constant. In the run detect state, as before, the data is integrated and held but the gain constant has been previously set. The cutout constant is switched into the comparator and the data is then compared to that at a constant gain equal to a calibration gain. This means that when the data is equal to the calibration voltage, a signal is sent to the state controller which indicates that value has been found and the motor has been successfully started. Further, should the motor be running while cut-in is being detected, the cut-in constant would be supplied to the comparator and then V-data would be compared to that constant to determine whether or not the triac should be turned back on. Since the D-compare signal or data comparison signal labeled DCMP must compare constants which have values greater than or less than the calibration value depending on the type of motor (mode of operation), there is a motor type logic signal supplied to the two input exclusive OR gates Z 1C  and Z 1D  that programs that motor type so that the data comparison signal is in the right state for both motor types. 
     The internal clock is derived from a Schmitt triggered two input NOR gate with time delayed feedbacks supplied by resistor R 6  and capacitor C 3 . The clocking signal is gated with the bias OK signal so that the oscillator is turned off when the bias is not valid on the bus. As required by switch capacitor circuits, the phase A and phase B clocks must be non-overlapping ie, one clock signal must be all the way low before the other goes high since they are logical inverses of each other. This is accomplished by Z 3A ,B two input cross coupled NOR gates. 
     The sections of the control system which consume DC quiescent current are de-energized during the sleep period to avoid reduction in the memory hold-up time. The DC currents are removed by taking the bias OK signal and connecting that to an analog switch and switching off certain parts of the analog circuitry, including; The input zero clock in the input signal processor, the level shifting resistors in the input signal processor, the level shift sense resistors in the triac control register, the operational amplifier, the comparator and the calibration resistors. 
     The start timeout counter (FIG. 5d) which is labeled Y is an eight bit counter of any type, EX 5A  and Y 4B  D type flip-flops, is cleared by BOK and indexed by the TCI signal from the triac controller. For every count that the triac is on  the counter will index. If the counter overflows the latch or D flip-flop Y 4B  will be clocked by the inversion of the most significant bit of the counter which has been inverted one time by a two input NOR gate and set. Once the time counter overflow flip-flop as been set, it may not be reset except for a BOK signal or, if desired it may be manually disabled via shorting a pin or a switch to ground. 
     The state control counter (FIG. 5d) is a three bit state register formed by positive edge tripper D-flip-flops labeled V 6  and X 6 . The outputs for this register are labeled S 0 , S 1  and S 2  where the most significant bit is S 0  and the least significant bit is S 2 . Using state table notation in the macro table previously discussed, the counters or the flip-flops are controlled both synchronously through their clocks and asynchronously through their set and reset lines by a combination of logic which makes decisions based on the current state of the register and the inputs. The states are decoded by a dual two to four decoder labeled W 7  (FIG. 5e). This integrated circuit takes the state outputs from the register and decodes them into state codes 0 thru 7, SC0 thru SC7. These decoded states are used by the logic to make the decisions on various states. 
     State 1 is initialize, state 2 is calibrate, state 3 is run detect, state 4 is running, state 5 is the low speed restart or dropout state, state 6 is an error state and state 7 is the sleep state. Inputs to the state controller includes the triac execute which means that the triac controller has executed the command sent to it by the state controller counter, the data compare signal which means that the desired result has been found by the programmable level comparator, and the bias OK signal. The outputs from the controller are the timeout counter index which means the triac is on the signal to enable the triac. In order to drive the state control counter in the proper states the data inputs of each flip-flop must be properly controlled as noted in Table 1. 
     As seen in FIG. 5g means are shown to facilitate diagnostics including transistors Q 5 , Q 6 , Q 7 , Q 8 , Q 9  and Q 10  along with light emitting diodes LED 1 , through LED 5  to provide visual indication of the state status of the system. While this feature is useful in prototype units it is not envisioned as being necessary in production systems. 
     As noted above, FIG. 5 shows the system used in a capacitor start configuration. In order to use the system in a split phase configuration a toriod current transformer is coupled across resistor R 62  (FIG. 6) and the appropriate logic inputted to the Programmable Level Comparator. 
     The following TABLE 2 listscomponents used in making a system in accordance with the invention. 
     
                                           TABLE 2                                 
__________________________________________________________________________
PART DESIGNATION  PART #       DESCRIPTION                                
__________________________________________________________________________
EX1, EX2, EX4, W1 MC14001                                                 
W2, W3, X4, Y2, Y6,                                                       
Z3                                                                        
W6                MC14012                                                 
EX5, V6, X6, Y4   MC14013                                                 
EX3, W4, Y3       MC14025                                                 
V2, V3, V4, V5, X2                                                        
                  MC14066                                                 
Z1                MC14070      IC&#39;s CMOS TYPE                             
W5, X5            MC14071                                                 
Y5                MC14081                                                 
Z2                MC14093                                                 
X3, Y1            MC14520                                                 
W7                MC14556                                                 
V1                TLC27L9                                                 
X1                TLC3704                                                 
Q1, Q5            2N4403                                                  
Q2, Q3, Q4        2N3904       BIOLAR TRANSISTORS                         
Q6, Q7, Q8, Q9, Q10                                                       
                  2N2222                                                  
Q11               BS107        MOSFET                                     
 Z1                1N4742                                                 
                               ZENER DIODES                               
Z2                1N4739                                                  
TI                MAC224-8     TRIAC                                      
D1, D20           1N4004       DIODE                                      
D2, D3, D4, D5, D6,                                                       
                  1N914B       DIODE                                      
D7, D8, D9, Dl0, D11                                                      
D12, D13, D14, D15,                                                       
D16, D17, D18, D19,                                                       
D21                                                                       
LED1-5            46F4638      LED                                        
S1, S2            BD08         C &amp; K 8 POS SPST DIP SWITCH                
TOROID            TX1                                                     
P.C. BOARD        P1                                                      
__________________________________________________________________________
PART     PART     VOLTAGE                                                 
DESIGNATION                                                               
         VALUE                                                            
              TOL.                                                        
                  RATIO  DESCRIPTION                                      
__________________________________________________________________________
C1       100 uf                                                           
              10%  50 VDC                                                 
                         ALUMINUM ELECTROLYTIC                            
C2       330 uf                                                           
              &#34;   &#34;      &#34;                                                
C3       680 pf                                                           
              &#34;   &#34;      CERAMIC                                          
C4       .0047 uf                                                         
              &#34;   &#34;      &#34;                                                
C5       6.8 uf                                                           
              &#34;   &#34;      ALUMINUM ELECTROLYTIC                            
C6, C9, C10,                                                              
         .001 uf                                                          
              &#34;   &#34;      CERAMIC                                          
C19, C20                                    CAPACITORS                    
C7       .047 uf                                                          
              &#34;   &#34;      CERAMIC                                          
C8, C11, C12,                                                             
         .1 uf                                                            
              &#34;   &#34;      &#34;                                                
C14, C15, C24                                                             
C13, C53 .01 uf                                                           
              &#34;   &#34;      &#34;                                                
C21      .01 uf                                                           
              &#34;   1000VDC                                                 
C22      47 uf                                                            
              &#34;   50V    ALUMINUM ELECTROLYTIC                            
__________________________________________________________________________
PART                PART                                                  
DESIGNATION         VALUE        WATTAGE                                  
                                        TOL.                              
__________________________________________________________________________
R1                  51 OHMS      θW                                 
                                        5%                                
R2                  2.2K OHMS    &#34;      &#34;                                 
R3, R4              56K OHMS     &#34;      &#34;                                 
R5, R8, R9, R10, R11                                                      
                    22.1K OHMS   &#34;      1%                                
R12, R31                                                                  
R6                  220K OHMS    &#34;      5%                                
R7, R52, R54        2.2 MEGOHMS  &#34;      &#34;                                 
R13                 1.3K OHMS    &#34;      &#34;                                 
R14                 1.0K OHMS    &#34;      &#34;                                 
R15                 68K OHMS     &#34;      &#34;                                 
R16, R44            22K OHMS     &#34;      &#34;                                 
R17, R18            680K OHMS    &#34;      &#34;                                 
R19                 330K OHMS    &#34;      &#34;                                 
R20                 150K OHMS    &#34;      &#34;                                 
R21                 82K OHMS     &#34;      &#34;                                 
R22                 39K OHMS     &#34;      &#34;                                 
R23                 20K OHMS     &#34;      &#34;                                 
R24, R45, R46, R47, 10K OHMS     &#34;      &#34;                                 
R48, R49, R53, R55                                                        
R25                 40.2K OHMS   &#34;      1%                                
R26                 10K OHMS     &#34;      l%                                
R27                 12.1K OHMS   &#34;      1%                                
R28                 3320 OHMS    &#34;      1%                                
R29                 27.4K OHMS   &#34;      1%                                
R30                 20K OHMS     &#34;      1%                                
R32                 62K OHMS     &#34;      5%                                
R33, R34, R35, R38  100K OHMS    &#34;      &#34;                                 
R36                 150K OHMS    &#34;      &#34;                                 
R37                 220K OHMS    &#34;      &#34;                                 
R43                 18 MEG OHMS  &#34;      &#34;                                 
R57                 1K OHMS      1/2    &#34;                                 
R58                 100 OHMS     1/2    &#34;                                 
R39, R40, R41, R42  1 MEG OHMS   1/4    &#34;                                 
R60, R61                                                                  
R59                 820K OHMS    &#34;      &#34;                                 
R62                 120 OHMS     &#34;      &#34;                                 
__________________________________________________________________________
 
    
     As described above, the system employs an accumulative triac maximum on time counter Y 1A ,B and EX 5A  to limit the triac junction temperature to a value below the triac junction maximum ratings. When 8.55 seconds (at 60 Hz) of triac time has accumulated the system goes into error state 6 thereby requiring removal of system power before the system can be reset to resume normal operation of the motor. 
     In some applications involving heavy motor loading, periodic energization of the start winding may be required to bring the motor and load back up to speed. In order to avoid having the system go into the error state should the selected time be accumulated during uninterrupted motor operation, FIGS. 7, 7a show a modification of the system, particularly the portion shown in FIG. 5d, to provide a resetting of the counter during normal operation. The FIG. 7, 7a modification decrements accumulated triac on time during state 4, the normal run operation, by down counting the triac maximum on time counter at a rate which still prevents overheating of the triac. 
     During normal triac on periods, states 1, 2, 3 and 5, the Signal SC4 is high setting a nine bit up/down counter U 6  in an up count or increment mode and also enabling AND gate U 1  and disabling gate U 2 . When the triac is to be energized the TEXE signal (triac execute) becomes high and signal TCI (triac counter increment) is generated at Y 5B  from TEXE and ZCK (FIG. 5c). Signal TCI is the fed through AND gate U 1  and OR gate U 3   to U 6  for clocking. Counter U 6  then accumulates TCI cycles as counts where one count or one TCI cycle represents 16.7 milliseconds of triac on time at sixty Hz or 20 milliseconds of triac on time at fifty Hz. 
     Counter U 6  will clock Y 4B  at TCI count 512 which represents 8.55 seconds at 60 Hz causing TCOF (triac counter full) to become true and cause the system to go into error state 6. If the triac is on for less than this time, less than 512 TCI counts will have been accumulated by counter U 6 , so that Y 4B  will not be clocked, leaving TCOF false and permitting normal motor operation. 
     When the system goes into the run mode (state 4) signal SC4 is low setting counter U 6  in a down count or decrement mode and also disabling gate U 1 , and enabling gate U 2 . In state 4 signal TCI is disabled so signal ZCK which generates TCI is fed to frequency divider U which divides its frequency by sixteen. The resultant lower clock signal ZCK low  frequency is fed through gates U 2 , U 3  to counter U 6  which decrements accumulated TCI counts at one sixteenth the rate they were accumulated. When and if counter U 6  reaches count=0 while being decremented the decrement disable OR gate U 7  will disable gate U 2  preventing ZCK low  frequency from further decrementing of U 6 . A BOK signal will also reset the counter to zero. biasing for measurement of start winding voltage for capacitor start motors is provided by connecting V1 to VS1 through a jumper J 1 . Common mode biasing for measurement of main winding current is provided by connecting the current transformer resistor R 62  between VS1 and VS2. Voltage at VL is level shifted by voltage divider P 2  and the result is inputted into the positive input of comparator CMPB and compared with the input common mode bias voltage V CM  obtained through a voltage divider formed by resistors R 64  and R 65  connected between common and -V 33 . Use of the resulting line clock ensures that when power is removed the system can not change states. A feedback resistor R 63  can be coupled between the positive input and the Q output in order to provide a minimum operating voltage to avoid brown out problems. The Q output of comparator CMPB is the line clock 0 (LCKO) and is used, inter alia, as a signal to effect a sampling measurement for a half cycle of the wave form and a hold for the other half cycle. Output Q from comparator CMPB is fed into the clock input of the first of a series of toggle flip flops 20, whose output Q is fed into the clock input of the second flip flop 22 of the series, whose output Q in turn is fed into a third flip flop 24 of the series. The toggle flip flops serve as frequency dividers to count down the line clock for various system operations. For example, the measurement period is set by selecting which line clock output is used to trigger an integration clear one shot 26. As shown in FIG. 8 line clock LCK1 is inputted into the CK input of one shot 26 to provide two cycles for the measurement period. That is, the integrator V 1B  integrates the measurement every other half cycle for each two cycles of the wave form. If it is desired to make the measurement period longer, then line clock LCK2 could be used to provide four cycles for the measurement period. As shown in FIG. 8, flip flops 20-24 are reset by BOK signal. The line clock output LCK1 et seq. can also be used to increment and decrement the triac time out counter. 
     Comparator CMPA is an input data comparator which senses the polarity of the VS1, VS2 signal and provides a polarity control POL, POL which is used to avoid phase errors by switching toggles V 7A ,B, V 2C ,D to maintain the same polarity being inputted into integrator V 1B . This allows the measurement to start at any point of the input sine wave and still provide the desired integration. Integration is performed when line clock LCKO is true and is held when line clock LCKO is false. As described supra, during the hold period the integration data is processed by the other portions of the system. 
     Although the invention has been described with respect to specific, preferred embodiments thereof, many variations and modifications will become apparent to those skilled in the art. It is the intent that the appended claims be interpreted as broadly as possible, in view of the prior art to include all such variations and modifications.