Zero IF receiver employing, in quadrature related signal paths, amplifiers having substantially sinh-1 transfer characteristics
This is a continuation of application Ser. No. 07/365,066, filed Jun. 12, 1989 abandoned. 
    
    
     BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The present invention relates to a zero IF receiver including a demodulator for deriving amplitude and frequency information. 
     2. Description of the Related Art 
     The zero IF technique is a well known method of implementing a narrowband radio frequency receiver, in which substantial parts of the receiver can be constructed in one integrated circuit. The filtering function at RF is implemented at baseband by the use of low pass filters in two quadrature channels &#34;I&#34; and &#34;Q&#34;. In order to recover the signal from these two channels, some form of demodulation is required. Typically amplitude would be recovered by means of a &#34;square and add&#34; circuit, which is equivalent to the use of a square law detector in a conventional superhet receiver. Frequency would be recovered by means of a standard FM demodulator. The dynamic range over which the demodulator is required to work is often kept within reasonable bounds by means of an automatic gain control (AGC) loop. However, in some applications, for instance when a short duration signal, for example a pulsed sine wave, is received there is insufficient time for an AGC loop to operate over the full dynamic range of the receiver, say between 70 dB and 80 dB at RF, or 140 dB to 160 dB after amplitude demodulation. This makes the design of an integrated demodulator circuit very difficult, if not impossible, using conventional techniques. 
     SUMMARY OF THE INVENTION 
     An object of the present invention is to be able to derive the frequency and amplitude information from signals having a relatively large dynamic range. 
     According to the present invention there is provided a zero IF receiver comprising an input terminal for an input signal, means coupled to the input terminal for producing frequency down-converted in-phase and quadrature-phase signals, first and second amplifiers having a substantially sinh -1  transfer characteristics, the frequency down-converted signals being applied to said first and second amplifiers, respectively, which produce first and second output signals corresponding substantially to the logarithm of the in-phase and quadrature-phase signals, and demodulating means, said demodulating means comprising means for determining the amplitude of the input signal by selecting that one of the first and second output signals having the larger absolute value and means for deriving the phase from the first and second output signals and for determining the frequency of the input signal relative to a centre frequency of the receiver from the rate of change of phase of said output signals. 
     The use of amplifiers having sinh -1  transfer characteristics enables the dynamic range of the I and Q signals to be compressed and avoids the use of A.G.C. Once the dynamic range of the signal has been compressed, frequency and amplitude information can then be derived without the need for circuits of considerable complexity and thereby enable them to be of a form suitable for fabrication by integration. 
     Using amplifiers having a sinh -1  transfer characteristic effectively means that with the exception of signals around zero volts, the outputs of the amplifiers are the logarithms of the signals applied to their inputs. This enables the demodulator to obtain phase and amplitude information relatively simply. 
     In one embodiment of the invention digitising means are coupled to respective outputs of the first and second amplifiers for providing digitised versions of the first and second output signals to the demodulating means which processes them digitally. 
     By subtracting the log of the in-phase (I) magnitude from that of the quadrature (Q) magnitude, a function is obtained which represents log of the tangent of phase within the range 0 to 90 degrees. This information together with information about the phase quadrant will define the phase of the signal in the range 0 to 360 degrees. 
     Ideally the I and Q signals are in quadrature, so their instantaneous amplitudes are both 3 dB less than the peak value, whenever their magnitudes are equal. By choosing the larger of the two magnitudes to represent the signal amplitude one is assured of being within 3 dB of the correct value. The accuracy of the amplitude value can be increased by adding corrections to the selected magnitude value. 
     Frequency is determined by forming a frame of a plurality of phase samples and firstly using all the samples in the frame to produce a frequency signal or secondly using subsets of the samples in the frame to produce other frequency signals. The frequency samples are supplied to respective inputs of a frequency selecting circuit. A frequency selection is made by producing a further signal indicative of the profile of a plurality of successive amplitude samples from the same frame. The further signal is supplied to the frequency selecting circuit which produces an output frequency signal. In an embodiment in which there are 4 phase samples per frame the frequency selecting circuit produces an output frequency signal on the basis of the following rules: 
     (1) if the amplitude is constant throughout the frame use the result of making use of all the phase samples (mode (a)), 
     (2) if the amplitude is not constant throughout the frame do not use mode (a), 
     (3) always use the maximum amplitude sample in the frequency measuring set, except where a constant amplitude section separates two rising sections, 
     (4) use a constant amplitude section of the frame where possible, 
     (5) where rules (1) to (4) leave a choice, use the first pair of samples which obey the rules. 
     In another embodiment of the present invention the demodulating means comprises analogue means for determining the one of the first and second output signals having the larger absolute value. Such analogue means may comprise an analogue OR-gate having inputs for receiving the first and second output signals and inverted versions of the first and second output signals, respectively. 
     The present invention also relates to a receiver comprising a plurality of zero IF receivers made in accordance with the present invention, each receiver having a local oscillator for producing a different frequency with respect to the frequencies produced by other local oscillators. 
     The present invention further relates to an interferometer comprising first and second receiving antennae located at a known distance apart, a plurality of pairs of first and second zero IF receivers made in accordance with the present invention, each pair having a common local oscillator for producing a predetermined frequency which is different from the frequencies produced by the other local oscillators, the first receivers of each pair being coupled to the first antenna, the second receivers of each pair being coupled to the second antenna, and phase difference measuring means coupled to the pairs of receivers. 
    
    
     BRIEF DESCRIPTION OF THE DRAWING 
     The present invention will now be described, by way of example, with reference to the accompanying drawings, wherein: 
     FIG. 1 is a block schematic diagram of an embodiment of a receiver made in accordance with the present invention, 
     FIG. 2 illustrates how by setting the local oscillator frequency F L , a selected part of an overall frequency band of interest is monitored by a receiver made in accordance with the present invention, 
     FIG. 3 illustrates the transfer characteristic of the sinh -1  (or logarithmic) amplifiers used in the receiver shown in FIG. 1, 
     FIGS. 4 and 5 respectively illustrate input and output waveforms of the sinh -1  amplifiers, 
     FIG. 6 is a block schematic diagram of the digital demodulator used in the receiver circuit shown in FIG. 1, 
     FIG. 7 is a tabular summary of possible amplitude profiles, P, produced by the amplitude profile generator used in the data demodulator illustrated in FIG. 6, 
     FIG. 8 is a block schematic diagram of an interferometer using two receivers of the type shown in FIG. 1 but having a common local oscillator. 
     FIG. 9 is a block schematic diagram of an embodiment of an analogue receiver made in accordance with the present invention, 
     FIG. 10 illustrates one means by which an analogue amplitude signal A is obtained, and 
     FIG. 1 is a schematic circuit of an embodiment of the analogue OR gate 92 used in FIG. 10. 
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     In the drawings the same reference numerals have been used to indicate corresponding features. 
     The zero IF receiver shown in FIG. 1 comprises an input 10 which receives an input signal either directly from an antenna or from a preceding amplifier and/or frequency down conversion stage (not shown). The input signal is applied to a phase splitter 12 which produces a signal (I) which is in-phase with the input signal on a first output 14 and a 90 degree phase shifted version (Q) of the input signal on a second output 16. The in-phase signal (I) and the quadrature phase signal (Q) are applied to respective signal paths. The I and Q signal paths are substantially identical and comprise mixers 18, 20 having first inputs connected to the first and second outputs 14, 16, respectively of the phase splitter 12. A local oscillator 22 generating a desired frequency, F L , is coupled to second inputs of the mixers 18, 20. The frequency F L  is chosen to receive transmissions within a selected narrow band 19 in an overall wider band 21 of possible interest (FIG. 2). Low pass filters 24, 26 connected to, or embodied in, the mixers 18, 20 select the difference frequency components in the mixer outputs. Optionally amplifiers 25, 27 are provided to amplify the outputs from the mixers 18, 20 before they are filtered. The signal components passed by the low pass filters 24, 26 are applied to respective amplifiers 28, 30 which have a sin h -1  transfer characteristic as shown in FIG. 3. This characteristic which represents: 
     
         V.sub.out =A sin h.sup.-1 [B(V.sub.in)] 
    
     where A and B are constants and V in  and V out  are the input and output voltages, respectively, is generally linear for very small input voltages and is substantially logarithmic for larger input voltages. The effect of these logarithmic regions is to compress the amplitude of input voltages. FIG. 4 illustrates a sine wave present at the input of the amplifiers 28, 30 and FIG. 5 illustrates the amplitude compressed signal at the output. More particularly for small positive or negative input voltages the response of each amplifier is linear but for signals above a certain level, each amplifier 28, 30 generates an output which is substantially equal to log (V in ) for positive input voltages, V in , and substantially equal to -log (-V in ) for negative input voltages. These substantially logarithmic voltages represent the instantaneous voltages on the dB scale. The signal outputs from the amplifiers 28, 30 are digitised in respective analogue to digital converters (ADC) 32, 34. In order to distinguish signals which are positive with respect to the mid-point of ADC input voltage range from negative signals, the positive signals are encoded with the most significant bit (m.s.b.) equal to a binary value &#34;1&#34; and the negative signals are encoded with the m.s.b. equal to a binary value &#34;0&#34;. The ADCs 32, 34 set a reference value corresponding to the mid-point of the input voltage range of the ADC in the amplifiers 28, 30 by way of the connections 31, 33, respectively, shown in broken lines. 
     The digitised signals are processed in a digital demodulator 36 which uses the m.s.b. to determine if a signal is positive or negative with reference to the mid-point of the ADC input voltage range and operates on the other bits, to produce an amplitude output A, and a frequency output, F. The digital demodulator 36 will be described in greater detail with reference to FIG. 6. 
     Before describing FIG. 6 in detail the basic principles of the amplitude and frequency demodulation will be explained. Firstly the amplitude demodulation: Assume the signals in the &#34;I&#34; and &#34;Q&#34; channels are represented by: 
     
         V.sub.i =V.sub.m cos (ωt)                            (1) 
    
     
         V.sub.q =V.sub.m sin (ωt)                            (2) 
    
     where V m  is the amplitude of the input signal. Consider first of all the case where 0&lt;ωt&lt;π/2 and take the logarithms of equations (1) and (2). Thus: 
     
         log (V.sub.i)=log (V.sub.m)+log (cos (ωt))           (3) 
    
     
         log (V.sub.q)=log (V.sub.m)+log (sin (ωt))           (4). 
    
     Since sin (ωt) and cos (ωt) are both less than 1, equations (3) and (4) can be rewritten as follows: 
     
         log (V.sub.i)=log (V.sub.m)-E.sub.i                        (5) 
    
     
         log (V.sub.q)=log (V.sub.m)-E.sub.q                        (6) 
    
     where: 
     
         E.sub.i =-log (cos (ωt))                             (7) 
    
     
         E.sub.q =-log (sin (ωt))                             (8). 
    
     The quantities E i  and E q  are both positive and represent the differences between the logs of the instantaneous voltages in the &#34;I&#34; and &#34;Q&#34; channels and the log of the signal amplitude. When ωt is π/4, V i  and V q  are equal and both differ from the true signal amplitude by 3 dB. For all other values of ωt, either V i  or V q  is within 3 dB of the signal amplitude. Thus a first approximation to the signal amplitude can be made simply by selecting the larger of the instantaneous voltages V i  and V q . This approximation will have an error of between 0 dB and 3 dB, depending on signal phase. 
     The accuracy of the amplitude estimate can be improved by adding a correction which depends upon the signal phase. This phase can be derived by subtracting equation (3) from equation (4). 
     
         log (tan (ωt))=log (V.sub.q)-log (V.sub.i)           (9) 
    
     The correction will be zero at phases of 0 and π/2 and +3 dB at a phase of π/4. The correction function is actually E i  or E q , depending upon whether ωt is less than, or greater than π/4. The value is determined from equations (7) or (8), using the value of ωt derived from equation (9). 
     So far we have considered only the range of phases where both sin (ωt) and cos (ωt) are positive. To extend the argument to the more general case it is necessary to use the absolute values of instantaneous voltage, cos (ωt) and sin (ωt) in equations (3) and (4): 
     
         log (abs(V.sub.i))=log (V.sub.m)+log (abs(cos (ωt))) (10) 
    
     
         log (abs(V.sub.q))=log (V.sub.m)+log (abs(sin (ωt))) (11). 
    
     This is now true for positive and negative instantaneous voltages and any signal phase. The coarse estimate of the signal amplitude, V m , can still be made by selecting the larger of abs(V i ) and abs(V q ) and the correction functions E i  and E q  are still valid, if cos (ωt) and sin (ωt) in equations (7) and (8) are replaced by abs(cos (ωt)) and abs(sin (ωt)) respectively. 
     
         E.sub.i =-log (abs(cos (ωt)))                        (12) 
    
     
         E.sub.q =-log (abs(sin (ωt)))                        (13). 
    
     Since only the magnitudes of cos (ωt) and sin (ωt) are required to determine the correction function, it is possible to use the value of the magnitude of tan (ωt) for this purpose. This can be derived from equations (10) and (11), in a similar manner to equation (9). 
     
         log (abs(tan (ωt)))=log (abs(V.sub.q))-log (abs(V.sub.i))(14). 
    
     The functions log (abs(V i )) and log (abs(V q )) are generated at the input to the demodulator 36. 
     Secondly the frequency demodulation: 
     The method of deriving signal amplitude described above involves the calculation of a function of signal phase from equation (14). This gives a value for the phase which is restricted to the range 0 to π/2 radians. The complete phase can be derived by combining the output of equation (14) with information about the phase quadrant. This is obtained from the signs of the outputs of the two sin h -1  amplifiers, which preserve the signs of the &#34;I&#34; and &#34;Q&#34; signals. Once the phase for each sample has been obtained, the signal frequency can be found from the rate of change of phase over a number of samples. In the illustrated embodiment the frequency is required to be measured every four samples. The demodulator was in consequence designed to derive the full signal phase for each sample and to use these phases in groups of 4 samples, in order to generate frequency measurements. It should be understood the number of samples in a group is not restricted to 4 and other numbers may be used. 
     Referring now to FIG. 6, the digital demodulator 36 comprises an input latch 38 which receives the digitised versions of the I and Q signals on inputs 40, 42. The input latch 38 is controlled by timing signals produced by the timing generator 44, which timing signals control the clocking-in of the digitised signals from the A to D converters 32, 34 (FIG. 1). The signals, log (abs(V i )) and log (abs(V q )), from the input latch 38 are clocked into a magnitude and difference stage 46 in which the signal amplitude is derived by choosing the larger of the I and Q signals, independently of its polarity or sign, and then making a small correction, as described above, in the stage 48. The correction calculated is simply added to the coarse amplitude value of the larger of the I and Q signals. 
     The correction effected is based on phase of a signal, that is (ωt), obtained from equation (14). However this represents the phase restricted to a 90 degree sector. In order to determine phase over 0 to 360 degrees it is also necessary to know in which 90 degree sector the phase lies. This is found from the signs of the I and Q signals. 
     The corrected amplitude signal is applied to a maximum amplitude detector 50 which in the illustrated embodiment operates on frames containing 4 samples. The detector 50 operates by comparing the first and second samples in a frame and selecting the larger of the two against which the third sample is compared. The sequence is repeated by comparing the fourth sample with the largest of the first three. An amplitude synchronising stage 52 synchronises the reading out of the maximum amplitude signal on output A with the reading-out of a frequency signal on output F. In the present embodiment if the clock rate is assumed to be 20 MHz then the outputs A and F are read-out at 5 MHz because the signal samples at the inputs of the demodulator 36 are considered in groups of 4. 
     In alternative, non-illustrated embodiments the amplitude signal may be determined by calculating the average of the four samples in the frame, by selecting the most common amplitude or taking the amplitude on or about the point of frequency measurement. 
     The corrected amplitude signals from the stage 48 are supplied to an amplitude profile generator 54. The purpose of the generator 54 is to examine the shape of the incoming waveform and to select the appropriate samples from which to derive the frequency measurement by way of a frequency selecting stage 56. 
     The generator 54 comprises a window comparator which compares the amplitudes of successive samples within a 4-sample frame. For each comparison, a comparison output signal is produced which indicates whether the current sample is the same (S) as the last, that is it lies within a predetermined window, or whether it lies outside the window due to the current sample being too high (H) or too low (L). For the four samples within a frame, there are thus 3 comparisons and 27 possible combinations of comparator output. FIG. 7 is a tabular summary of the 27 possible profiles, P, together with the comparisons, CF, which describe the respective profiles and the frequency mode, F.M., which is activated in each case. 
     The size of the amplitude window is controllable by an external control bus so that the effects of noise and measurement errors can be accommodated. 
     Reverting to the magnitude and difference stage 46, the phase of each sample is derived from the difference between the magnitudes of the signals in the I and Q channels, which difference represents the log of the tangent of the phase angle in a 90 degree (or π/2 radians) sector. The phase angle information together with the sign information is applied to a phase correcting stage 58 which is implemented as a logical function but alternatively may be implemented as a look-up table. The output from the phase correction stage 58 comprises a linear phase measurement of the instantaneous signal between 0 degrees and 360 degrees. These phase measurements are sequentially applied to a frequency generating circuit 60. 
     The frequency generating circuit 60 calculates the signal frequency from the rate of change of phase within a 4-sample frame. There are four possible modes of operation, depending upon the amplitude profile detected by the amplitude generating circuit. The way the circuit works is to generate all four possible answers as the data arrives and then select the most appropriate one afterwards, once the amplitude profile is known. 
     The four modes are: 
     a) Making use of all 4 phase samples, generate an average frequency. 
     b) Use the first pair of phase measurements only. 
     c) Use the second and third phase measurements only. 
     d) Use the third and fourth phase measurements only. 
     The four modes are supplied by respective lines to the frequency selecting stage 56. The stage 56 decides which mode to adopt as being the frequency F in accordance with some rules. 
     The rules used to decide which mode to choose are (in hierarchical order of importance) as follows: 
     1. If the amplitude is constant throughout the frame use frequency mode (a) (FIG. 7). 
     2. If the amplitude is not constant throughout the frame do not use frequency mode (a). 
     3. Always include the maximum amplitude sample in the frequency measuring set, except where a constant amplitude section separates two rising sections (this may correspond to a pulse on pulse situation). 
     4. Use a constant amplitude section of the frame where possible. 
     5. Where rules 1 to 4 leave a choice, use the first pair of samples which obey the rules. 
     FIG. 7 shows the application of the above rules with the corresponding frequency measurement modes for each of the 27  possible amplitude profiles. 
     The only mode which requires phase ambiguity resolution is frequency mode (a). All other modes use adjacent pairs of phase measurements, which must be less than 180 degrees apart if they are to obey the Nyquist criterion. The phase difference between adjacent samples can therefore be converted directly into a frequency measurement. 
     The frequency calculation in mode (a) uses the average of 2 frequencies, derived from the first and third phase samples and the second and fourth phase samples respectively. For random, uncorrelated phase errors with equal variance, this method has a frequency variance which is almost as good as a least squares fit. However, it is much easier to implement and in some situations could give better results, since it gives equal weighting to all phase samples, rather than biassing the result in favour of the first and last phase sample as in the case of the least squares fit. Ambiguity resolution is also easier, since each half of the frequency calculation is done over two time intervals instead of three. Only one ambiguity resolution step is therefore necessary and moreover the required information can be obtained from differencing circuits used to calculate the frequencies for modes (b), (c) and (d). 
     The digital demodulator 36 can be implemented using combinations of logic elements and hence readily lends itself to be implemented as an application specific integrated circuit. The logarithmic amplifiers 28, 30 can be custom built to give a piecewise linear approximation to the curve shown in FIG. 3. Pages 52 and 53 of &#34;Logarithmic Amplification--with Application to Radar and EW&#34; by Richard Smith Hughes describe a suitable series linear-limit logarithmic video amplifier technique, which has been implemented in custom integrated circuit form for bipolar operation in this instance. 
     The ADCs 32, 34 may comprise any suitable known ADC, in the embodiment shown in FIG. 1 the ADCs 32, 34 comprised Datel ADC-207 video flash converters. The middle of the range of the output of each of logarithmic amplifiers 28, 30 is arranged to coincide with the midpoint reference of its associated ADC 32, 34 by means of the reference output 31, 33, respectively, of the ADCs 32, 34, which are coupled to the amplifiers 28, 30. The maximum anticipated voltage swing of the outputs of the amplifiers 28, 30 is arranged to correspond to the maximum range of resistive tappings of the ADC reference chain, that is the maximum voltage swing is between the positive and negative reference voltages of each ADC. 
     One application of the receiver shown in FIG. 1 is as a bank of parallel receivers for monitoring many frequencies simultaneously. A bank of such receivers can be provided with local oscillators tuned to different frequencies so that predetermined parts of the spectrum can be monitored for transmissions. The frequency, F, and amplitude, A, outputs of each digital demodulator are supplied to a central processor (not shown) which is capable of analysing the outputs obtained. 
     Another application of the described receiver is in determining the bearing of an unknown signal source by interferometry. One such arrangement is shown in FIG. 8 which comprises two receivers 62, 64 having a common local oscillator 66 which provides a coherent signal to both receivers 62, 64. At least the antennae of the receivers are separated by a distance, d. A signal having a wavelength λ is received at slightly different times by the receivers due to the path difference x. Hence there will be a difference in phase φ between the frequency signals produced by these receivers which can be used to determine the bearing 0 of the source (not shown) in accordance with the equation ##EQU1## 
     FIG. 9 illustrates an embodiment of the invention in which the I and Q signals are processed as analogue signals to provide the frequency F and amplitude A signals which may be digitised in ADCs 79, 81. More particularly a signal on input terminal 10 is applied to inputs of mixers 18, 20. A local oscillator signal F L  from the local oscillator 22 is applied to a phase shifter 21 which provides in-phase and quadrature-phase local oscillator signals to the mixers 18, 20. The outputs of the mixers 18, 20 are amplified in amplifiers 25, 27, filtered in low pass filters 24, 26 and the wanted components of the filtered I and Q signals are applied to the sin h -1  amplifiers 28, 30. The log (V i ) and log (V q ) signals are applied to respective inputs 72, 74 of an analogue demodulator 76. Outputs 78, 80 of the demodulator 76 provide the analogue values of the frequency F and amplitude A. If it is desired to have the frequency F and amplitude A expressed as digital values then ADC 79, 81 are connected to the outputs 78, 80, respectively. 
     One method of obtaining the maximum amplitude signal A is to use an analogue OR gate 92 (FIG. 10). The signals at the inputs 72, 74, of the demodulator are applied to inputs 84, 86, respectively, of the analogue OR gate and also are inverted in inverters 83, 85, the outputs of which are applied to inputs 82, 88, respectively. Using the inverters 83, 85 ensures that it is the absolute value which is selected as the maximum independent of sign. 
     FIG. 11 illustrates one embodiment of the analogue OR gate 92. Each of the inputs 82 to 88 is connected to the base electrode of a respective NPN transistor 94 connected as an emitter follower. The emitter load of the transistor 94 comprises another NPN transistor 96 connected as a diode, its base and collector electrodes being connected together. The emitters of the four transistors 96 are connected to one terminal 97 of a constant current source 98, the other terminal being connected to the V EE  line. The collectors of the transistors 94 are connected to the V CC  line. 
     The output of the analogue OR gate 92 is derived from the base electrode of a diode connected NPN transistor 100 whose collector electrode is connected by way of a constant current source 102 to the V CC  line. The current generated by the source 102 is set at one half of the value of the current generated by the source 98. The emitter electrode of the transistor 100 is connected to another diode connected NPN transistor 104 whose emitter electrode is connected to the terminal 97 of the constant current source 98. 
     In operation the input terminal 82 to 88 which has the highest voltage applied to it will cause its associated transistor 94 to be highly conductive and raises the voltage at the terminal 97. This rise in voltage turns-off all the other input transistors 94 whose base voltages are lower. The voltage at the output 90 rises to a level equal to the highest input voltage, in order to sustain the current flow equal to the current source 102. In this state, equal currents are flowing in the active one of the input transistors 94 and the output transistors 100, 104. Monitoring the output at the amplitude terminal 90 thus provides a means of selecting the largest input voltage. Moreover the amplitude correction required when neither I or Q represents the maximum voltage is provided automatically by this circuit. When two inputs are almost equal, the current is shared by two of the four input transistors 94 and the emitter-base voltages of these transistors are less than when all the current flows in one of the input transistors only. Thus the output voltage is raised to about the input level in this situation and by careful scaling of the input levels, this offset voltage can be arranged to track very closely with the desired correction.