Synchronous internal clock distribution
This is a continuation of U.S. patent application Ser. No. 07/601,154 field Oct. 22, 1990. 
    
    
     BACKGROUND OF THE INVENTION 
     The present invention relates to providing t synchronous clock signals of unequal voltages and in particular to providing, on a BiCMOS chip, an ECL clock signal for driving a high-capacitance line and one or more higher-voltage synchronous CMOS clock signals for driving CMOS circuits. 
     BiCMOS integrated circuits are useful for providing, on a single chip, both the desirable switching speeds of bipolar devices and the desirably low surface area requirements of CMOS devices. Typically, a bipolar device of much small area can charge and discharge larger loads compared to a CMOS device. The bipolar devices on such a chip are typically clocked by a clock signal with a potential of about 1 volt, which is the typical voltage for emitter-coupled logic (ECL) type of bipolar devices. In many BiCMOS chips, the CMOS devices are not separately clocked. In cases which a separate clock signal is used for clocking the CMOS devices, such a separate clock signal is typically the result of translating the ECL clock signal to a second, higher voltage, such as about 5 volts. 
     In a typical BiCMOS device, at least one clock signal is applied to a high-capacitance clock signal distribution line or &#34;C-wire&#34;. For purposes of the present discussion a high-capacitance line is a line with a capacitance greater than about 0.2 pf. Not uncommonly, clock signal distribution lines have a capacitance of 10 pf or more. In pure CMOS designs the 5 volt CMOS-level clock signal was used to drive the C-wire. 
     SUMMARY OF THE INVENTION 
     The present invention includes the recognition of certain difficulties found in previous devices. In previous devices, the C-wire, being driven at CMOS levels, was relatively slow. According to the present invention, the ECL level clock signal is used to drive the C-wire, which results in reduced clock signal delay and skew. According to the present invention, an ECL-level clock input is buffered-up, e.g., to drive the load ECL inverters. The ECL level drive signal then drives the clock distribution C-wire load. The ECL signal is translated to a higher voltage signal for CMOS circuits. Preferably, the ECL signal is translated locally at each site required to activate CMOS circuits. 
     The clock signal can be distributed around the chip at ECL levels, minimizing delay and clock skew, yet circuits requiring CMOS-level clock signals can obtain these from local translators. The ECL driver can more effectively drive large capacitive loads. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a schematic diagram of clock signal distribution according to previous devices; 
     FIG. 2 is a partial schematic view of the C-wire shown in FIG. 1, depicting parasitic capacitance; 
     FIG. 3 depicts clock signal distribution according to the present invention; and 
     FIG. 4 depicts connections among a portion of the circuitry shown in FIG. 3. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENT 
     FIG. 1 depicts, schematically, a chip 10 having at least a portion 12 of the circuitry on the chip responsive to the output from CMOS devices 14. Each of the CMOS devices 14 receives two inputs. For example, in the embodiment depicted in FIG. 1, the first input is from one of the peripheral pads 16 of the chip 10. The second input is a clock signal input which is distributed around the chip 10 over the C-wire conductor 18. The CMOS devices 14 provide an output 20 to the circuitry 12 at a predetermined portion of the clock signal, such as a falling edge, if the corresponding pin 16 has a predetermined potential. The CMOS circuitry 14 can be, for example, a decoder. 
     Because, in the configuration shown in FIG. 1, the CMOS circuit 14 receives clock input directly from the C-wire 18, the C-wire 18 is driven at a CMOS level, i.e., at about 5 volts. A clock driver circuit 22 provides the CMOS-level clock signal in response to an external clock signal provided through a pad 24. 
     The C-wire 18 has relatively high capacitance under operating conditions for the chip 10. Because of the presence of adjacent circuitry and signal lines (such as on other levels of the chip 10) a portion of the C-wire 26 which would appear to be substantially non-capacitive is, in fact, subject to parasitic capacitance as depicted in FIG. 2. The C-wire 18 in addition to having an inherent resistance 28 has an amount of capacitance 30 arising from its proximity to a ground plane, as well as capacitance 32 which may arise from signal lines or devices 33 on other levels or adjacent to the C-wire 18. 
     FIG. 3 depicts a chip 40 according to the present invention also having circuitry 42 which receives input 44 from a plurality of CMOS devices 46. FIG. 4 depicts the connections among a portion 47 of the circuitry. As seen in FIG. 4, the CMOS circuits 46 receive a first input 48 from one of the chip pads 50. The CMOS circuit 46 receives a second input 52 which is provided by a local ECL-to-CMOS translator 54. The translator 54 receives its input 56 from the C-wire 58. In the configuration of FIG. 3, the C-wire 58 carries a clock signal at the ECL level (about 1 volt). The ECL level clock signal is provided by a clock driver 60. 
     Although the C-wire 58 is still a substantially high-capacitance wire, the effect of the high level capacitance is less severe because the voltage of the clock signal on the C-wire 58 is lower (approximately 1 volt, rather than about 5 volts). The low rise and fall times of ECL drivers results in less dispersive RC line delays. As a result, the delay and skew of the clock signal on the C-wire 58 is lessened, compared to the configuration depicted in FIG. 1. 
     A number of devices can be used as a translator 54 for converting ECL to CMOS levels. One preferred device is described in U.S. patent application Ser. No. 07/641,984  for &#34;Synchronous ECL to CMOS Translator&#34;, filed concurrently herewith. 
     In light of the above description, a number of advantages of the present invention can be seen. The delay and skew of the clock signal distributed about a chip can be reduced by driving the clock signal at ECL levels, while CMOS-level clock signals needed for CMOS components in a BiCMOS chip are provided by local translators. Although the ECL clock driver has a larger DC power requirement than an equivalent CMOS driver, this factor is offset by the advantages of decreased clock delay. Furthermore, because ECL circuitry is, in general, less temperature-sensitive than CMOS circuitry, the configuration of the present invention has an increased temperature independence compared to previous devices. 
     Variations and modifications of the present invention can also be used. Local ECL-to-CMOS translators can be used in connection with internal communication wires which are used for signals other than clock signals. Driving a clock distribution wire at ECL levels could be used in connection with a CMOS device as well as a BiCMOS device. 
     Although the invention has been described by way of a preferred embodiment and various modifications and variations, other modifications and variations can also be used, the application being defined by the appended claims.