International Review of Applied Sciences and Engineering
Black box model-based self healing solution for stuck-at-faults in combinational circuits
Authors: S. Meyyappanmeys.narayan@gmail.com1 and V. Alamelumangaialmjai@yahoo.com1
1 Annamalai University, Annamalainagar – 608002 Tamil Nadu, India
https://doi.org/10.1556/1848.2017.8.2.3
black box model ; FPGA ; reliability ; self healing ; stuck-at-faults ; VHDL
The paper unveils a black box model-based self healing strategy to suppress the ill effects of stuck-at-faults occurring in combinational circuits. The primary theory endeavours to attach a sense of reliability in the performance of digital systems and makes them insensitive to the negative impact of faults present in the system. The proposed methodology employs a dynamic fault tolerant approach to protect digital systems from the incursion of stuck-at-faults and enables the system to come up with fault free outputs. The simulation results affirm the authenticity of the proposed strategy to cancel out the influence of faults and facilitate the system to heal itself. The work utilizes the attributes of an FPGA to demonstrate the practical viability of the proposed approach. The performance analysis endorses the definite dominance of the proposed healing scheme over the traditional Triple Modular Redundancy [TMR] in terms of fault coverage and area overhead.
Dixit A. , Wood A. (2011), The impact of new technology on soft error rates. In: Proc. IEEE International Reliability Physics Symposium (IRPS'11), pp. 5B.4.1–5B.4.7.
Dixit A. , WoodA. (2011), The impact of new technology on soft error rates. In: Proc. IEEE International Reliability Physics Symposium (IRPS'11), pp. 5B.4.1–5B.4.7.)| false
Seifert N. , Zhu X., Massengill L. W. (2002), Impact of scaling on soft-error rates in commercial microprocessors. IEEE Trans. Nuclear Science, 49(6), 3100–3106.
Seifert N. , ZhuX., MassengillL. W. (2002), Impact of scaling on soft-error rates in commercial microprocessors. IEEE Trans. Nuclear Science, 49(6), 3100–3106.)| false
Lala P. K. (2001), Self-Checking and Fault Tolerant Digital Design. Morgan Kaufmann publishers.
Lala P. K. (2001), Self-Checking and Fault Tolerant Digital Design. Morgan Kaufmann publishers.)| false
Laprie J. , Avizienis A. (1986), Dependable computing: from concepts to design diversity. Proceedings of the IEEE, 74(5), 629–638.
Laprie J. , AvizienisA. (1986), Dependable computing: from concepts to design diversity. Proceedings of the IEEE, 74(5), 629–638.)| false
Monkman S. , Schagaev I. (2013). Redundancy + Repeatability = Recoverability. Electronics, 2, 212–233.
Monkman S. , SchagaevI. (2013). Redundancy + Repeatability = Recoverability. Electronics, 2, 212–233.)| false
Trefzer M. A. , Tyrrell A. M. (2014), Improved fault-tolerance through dynamic modular redundancy (DMR) on the RISA FPGA platform. Proc. IEEE – AHS, pp. 39–46.
Trefzer M. A. , TyrrellA. M. (2014), Improved fault-tolerance through dynamic modular redundancy (DMR) on the RISA FPGA platform. Proc. IEEE – AHS, pp. 39–46.)| false
Gil D. , Gracia J., Baraza J. C., Gil P. J. (2003), Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system. Microelectronics Journal, 34(1), 41–51.
Gil D. , GraciaJ., BarazaJ. C., GilP. J. (2003), Study, comparison and application of different VHDL-based fault injection techniques for the experimental validation of a fault-tolerant system. Microelectronics Journal, 34(1), 41–51.)| false
Lee D. W. , Na J. W. (2009), A novel simulation fault injection method for dependability analysis. IEEE Design & Test Computers, 26(6), 50–61.
Lee D. W. , NaJ. W. (2009), A novel simulation fault injection method for dependability analysis. IEEE Design & Test Computers, 26(6), 50–61.)| false
Stojcev M. K. , Djordjevic G. Lj., Stankovic T. R. (2004), Implementation of self-checking two-level combinational logic on FPGA and CPLD circuits. Journal of Microelectronics Reliability, 44(1), 173–178.
Stojcev M. K. , DjordjevicG. Lj., StankovicT. R. (2004), Implementation of self-checking two-level combinational logic on FPGA and CPLD circuits. Journal of Microelectronics Reliability, 44(1), 173–178.)| false
Stankovic T. R. , Stojcev M. K., Djordjevic G. Lj. (2004), On VHDL synthesis of self-checking two level combinational circuits. Electrical Energy, 17, 69–79.
Stankovic T. R. , StojcevM. K., DjordjevicG. Lj. (2004), On VHDL synthesis of self-checking two level combinational circuits. Electrical Energy, 17, 69–79.)| false
Constantinescu C. (2006), Intermittent faults in VLSI circuits. Proc. SELSE2, pp. 1–3.
Constantinescu C. (2006), Intermittent faults in VLSI circuits. Proc. SELSE2, pp. 1–3.)| false
Constantinescu C. (2007), Impact of intermittent faults on nanocomputing devices. In: Proc. WDSN-07, pp. 238–241.
Constantinescu C. (2007), Impact of intermittent faults on nanocomputing devices. In: Proc. WDSN-07, pp. 238–241.)| false
Ziade H. , Ayoubi R., Velazco R. (2004), A survey on fault injection techniques. The International Arab Journal of Information Technology, 1(2).
Ziade H. , AyoubiR., VelazcoR. (2004), A survey on fault injection techniques. The International Arab Journal of Information Technology, 1(2).)| false
Baraza J. C. , Gracia J., Gil D., Gil P. J. (2002), A prototype of a VHDL-based fault injection tool: description and application. Journal of Systems Architecture, 47(10), 847–867.
Baraza J. C. , GraciaJ., GilD., GilP. J. (2002), A prototype of a VHDL-based fault injection tool: description and application. Journal of Systems Architecture, 47(10), 847–867.)| false
Gracia J. , Saiz L. J., Baraza J. C., Gil D., Gil P. J. (2008), Analysis of the influence of intermittent faults in a microcontroller. In: Proc. 11th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems, pp. 80–85.
Gracia J. , SaizL. J., BarazaJ. C., GilD., GilP. J. (2008), Analysis of the influence of intermittent faults in a microcontroller. In: Proc. 11th IEEE International Workshop on Design and Diagnostics of Electronic Circuits and Systems, pp. 80–85.)| false
Kshirsagar R. V. , Patrikar R. M. (2007), A new design approach for tolerating interconnect faults in digital circuits. Proc. SPIT-IEEE Colloquium and International Conference, vol. 2, pp. 117–120.
Kshirsagar R. V. , PatrikarR. M. (2007), A new design approach for tolerating interconnect faults in digital circuits. Proc. SPIT-IEEE Colloquium and International Conference, vol. 2, pp. 117–120.)| false
El-Maleh A. H. , Oughali F. C. (2014), A generalized modular redundancy scheme for enhancing fault tolerance of combinational circuits, Microelectronics Reliability, 54(1), 316–326.
El-Maleh A. H. , OughaliF. C. (2014), A generalized modular redundancy scheme for enhancing fault tolerance of combinational circuits, Microelectronics Reliability, 54(1), 316–326.)| false
Balasubramanian P. , Prasad K., Mastorakis N. E. (2016), A fault tolerance improved majority voter for TMR system architectures. WSEAS Transactions on Circuits and Systems, 15, 108–122.
Balasubramanian P. , PrasadK., MastorakisN. E. (2016), A fault tolerance improved majority voter for TMR system architectures. WSEAS Transactions on Circuits and Systems, 15, 108–122.)| false
Balasubramanian P. , Mastorakis N. E. (2016), Power, delay and area comparisons of majority voters relevant to TMR architectures. In: Recent Advances in Circuits, Systems, Signal Processing and Communications, Proc. 10th International Conference on Circuits, Systems, Signal and Telecommunications, pp. 110–117.
Balasubramanian P. , MastorakisN. E. (2016), Power, delay and area comparisons of majority voters relevant to TMR architectures. In: Recent Advances in Circuits, Systems, Signal Processing and Communications, Proc. 10th International Conference on Circuits, Systems, Signal and Telecommunications, pp. 110–117.)| false
Tran D. A. , Virazel A., Bosio A., Dilillo L., Girard P., Pravossoudovitch S., Wunderlich H.-J. (2014), A new hybrid fault-tolerant architecture for digital cmos circuits and systems. Journal of Electronic Testing: Theory and Applications (JETTA), 30, 401–413.
Tran D. A. , VirazelA., BosioA., DililloL., GirardP., PravossoudovitchS., WunderlichH.-J. (2014), A new hybrid fault-tolerant architecture for digital cmos circuits and systems. Journal of Electronic Testing: Theory and Applications (JETTA), 30, 401–413.)| false
Ghosh D. , Sharman R., Raghav Rao H., Upadhyaya S. (2006), Self-healing systems. Survey and Synthesis, Decision Support Systems, 42(4), 2164–2185.
Ghosh D. , SharmanR., Raghav RaoH., UpadhyayaS. (2006), Self-healing systems. Survey and Synthesis, Decision Support Systems, 42(4), 2164–2185.)| false
Lala P. K. , Kiran Kumar B. (2003), An architecture for self-healing digital systems. Journal of Electronic Testing: Theory and Applications, 19, 523–535.
Lala P. K. , Kiran KumarB. (2003), An architecture for self-healing digital systems. Journal of Electronic Testing: Theory and Applications, 19, 523–535.)| false
Entrena L. , López C., Olías E. (2001), Automatic insertion of fault-tolerant structures at the RTL level. Proc. IOLTS, pp. 48–50.
Entrena L. , LópezC., OlíasE. (2001), Automatic insertion of fault-tolerant structures at the RTL level. Proc. IOLTS, pp. 48–50.)| false
https://akjournals.com/view/journals/1848/8/2/article-p117.xml
The author instruction is available in PDF.
Please, download the file from HERE. Submit Your Manuscript
Editor-in-Chief: Ákos, Lakatos
Founder, former Editor-in-Chief (2011-2020): Ferenc Kalmár
Founding Editor: György Csomós
Associate Editor: Derek Clements Croome
Associate Editor: Dezső Beke
M. N. Ahmad, Institute of Visual Informatics, Universiti Kebangsaan Malaysia, Malaysia
M. Bakirov, Center for Materials and Lifetime Management Ltd., Moscow, Russia
N. Balc, Technical University of Cluj-Napoca, Cluj-Napoca, Romania
U. Berardi, Ryerson University, Toronto, Canada
I. Bodnár, University of Debrecen, Debrecen, Hungary
S. Bodzás, University of Debrecen, Debrecen, Hungary
F. Botsali, Selçuk University, Konya, Turkey
S. Brunner, Empa - Swiss Federal Laboratories for Materials Science and Technology
I. Budai, University of Debrecen, Debrecen, Hungary
C. Bungau, University of Oradea, Oradea, Romania
M. De Carli, University of Padua, Padua, Italy
R. Cerny, Czech Technical University in Prague, Czech Republic
Gy. Csomós, University of Debrecen, Debrecen, Hungary
T. Csoknyai, Budapest University of Technology and Economics, Budapest, Hungary
G. Eugen, University of Oradea, Oradea, Romania
J. Finta, University of Pécs, Pécs, Hungary
A. Gacsadi, University of Oradea, Oradea, Romania
E. A. Grulke, University of Kentucky, Lexington, United States
J. Grum, University of Ljubljana, Ljubljana, Slovenia
G. Husi, University of Debrecen, Debrecen, Hungary
G. A. Husseini, American University of Sharjah, Sharjah, United Arab Emirates
N. Ivanov, Peter the Great St.Petersburg Polytechnic University, St. Petersburg, Russia
A. Járai, Eötvös Loránd University, Budapest, Hungary
G. Jóhannesson, The National Energy Authority of Iceland, Reykjavik, Iceland
L. Kajtár, Budapest University of Technology and Economics, Budapest, Hungary
F. Kalmár, University of Debrecen, Debrecen, Hungary
T. Kalmár, University of Debrecen, Debrecen, Hungary
M. Kalousek, Brno University of Technology, Brno, Czech Republik
J. Koci, Czech Technical University in Prague, Prague, Czech Republic
V. Koci, Czech Technical University in Prague, Prague, Czech Republic
I. Kocsis, University of Debrecen, Debrecen, Hungary
I. Kovács, University of Debrecen, Debrecen, Hungary
É. Lovra, Univesity of Debrecen, Debrecen, Hungary
T. Mankovits, University of Debrecen, Debrecen, Hungary
I. Medved, Slovak Technical University in Bratislava, Bratislava, Slovakia
L. Moga, Technical University of Cluj-Napoca, Cluj-Napoca, Romania
M. Molinari, Royal Institute of Technology, Stockholm, Sweden
H. Moravcikova, Slovak Academy of Sciences, Bratislava, Slovakia
P. Mukhophadyaya, University of Victoria, Victoria, Canada
B. Nagy, Budapest University of Technology and Economics, Budapest, Hungary
H. S. Najm, Rutgers University, New Brunswick, United States
J. Nyers, Subotica Tech - College of Applied Sciences, Subotica, Serbia
B. W. Olesen, Technical University of Denmark, Lyngby, Denmark
S. Oniga, North University of Baia Mare, Baia Mare, Romania
J. N. Pires, Universidade de Coimbra, Coimbra, Portugal
L. Pokorádi, Óbuda University, Budapest, Hungary
A. Puhl, University of Debrecen, Debrecen, Hungary
R. Rabenseifer, Slovak University of Technology in Bratislava, Bratislava, Slovak Republik
M. Salah, Hashemite University, Zarqua, Jordan
D. Schmidt, Fraunhofer Institute for Wind Energy and Energy System Technology IWES, Kassel, Germany
L. Szabó, Technical University of Cluj-Napoca, Cluj-Napoca, Romania
Cs. Szász, Technical University of Cluj-Napoca, Cluj-Napoca, Romania
J. Száva, Transylvania University of Brasov, Brasov, Romania
P. Szemes, University of Debrecen, Debrecen, Hungary
E. Szűcs, University of Debrecen, Debrecen, Hungary
R. Tarca, University of Oradea, Oradea, Romania
Zs. Tiba, University of Debrecen, Debrecen, Hungary
L. Tóth, University of Debrecen, Debrecen, Hungary
A. Trnik, Constantine the Philosopher University in Nitra, Nitra, Slovakia
I. Uzmay, Erciyes University, Kayseri, Turkey
T. Vesselényi, University of Oradea, Oradea, Romania
N. S. Vyas, Indian Institute of Technology, Kanpur, India
D. White, The University of Adelaide, Adelaide, Australia
S. Yildirim, Erciyes University, Kayseri, Turkey
Address of the institute: Faculty of Engineering, University of Debrecen
H-4028 Debrecen, Ótemető u. 2-4. Hungary
Email: irase@eng.unideb.hu
Quartile Score Engineering (miscellaneous) Q3
Environmental Engineering Q4
Information Systems Q4
Management Science and Operations Research Q4
Materials Science (miscellaneous) Q4
Cite Score 102/116=0,9
Cite Score Rank General Engineering 205/297 (Q3)
Environmental Engineering 107/146 (Q3)
Information Systems 269/329 (Q4)
Management Science and Operations Research 139/166 (Q4)
Materials Science (miscellaneous) 64/98 (Q3)
SNIP 0,26
Days from submission to acceptance 84
Cite Score 46/81=0,6
Article Processing Charge 1100 EUR/article
Further Discounts Limited number of full waiver available. Editorial Board / Advisory Board members: 50%
Founder Debreceni Egyetem
Address H-4032 Debrecen, Hungary Egyetem tér 1
Control design of damper mass spring system based on backstepping controller scheme
Authors: Munaf Fathi Badr, Ekhlas Hameed Karam, and Noor Mohammaed Mjeed
Effect of nano silica on the properties of concrete and mortar – A state of art
Authors: Pandiaraj Karthigai Priya and Sankararajan Vanitha
Information Technology deployment in Human Resource Management: A case study in deprived regions
Authors: Peter Akpamah and Andrea Matkó
The shear resistance of a member without shear reinforcement according to Eurocode 2; the error of the calculated value and the mechanical explanation of the problem
Author: Béla Bogdándy
A relative degree one modified active disturbance rejection control for four-tank level control system
Authors: Zahraa Sabah Hashim and Ibraheem Kasim Ibraheem
Method for the determination of sorption isotherms of materials demonstrated through soil samples
Author: Á. Lakatos
Thermal characterization of different graphite polystyrene
Authors: Á. Lakatos, I. Deák, and U. Berardi
Evaluation and modelling the micro-bioclimatological conditions of a popular playground in Szeged, Hungary
Authors: L. A. Égerházi, N. Kántor, and T. Gál
Classification and re-evaluation of double-skin facades
Authors: A. Gelesz and A. Reith
Investigation of interoperability between building information modelling (BIM) and building energy simulation (BES)
Authors: S. Chen, R. Jin, and M. Alam