/ CPU performance modelling and microarchitecture specification Instruction set architecture Memory system architecture and RTL design cache system hierarchies and load / store units
I-SKILL I-SKILL I-SKILL I-SKILL I-SKILL I-SKILL I-SKILL I-SKILL I-SKILL I-SKILL I-SKILL I-SKILL I-SKILL O B-SKILL I-SKILL I-SKILL I-SKILL I-SKILL O B-SKILL I-SKILL I-SKILL I-SKILL
NNP NNP NN NN CC NN NN NNP VBD RP NNP NN NN CC NNP NN NN NN NNS CC NN NNP VBD NNS