1. A method for timing and noise analysis in designing data processing chips, comprising: wiring all unconnected nets in the design; using a 2-½ D capacitance extraction technique built into a detailed router to extract wired nets; analyzing the extracted nets using a timing and noise analysis tool; and generating fixes to nets which contribute to timing and noise failures.