1. A design method for transforming sequential logic designs into equivalent combinational logic, the design method comprising: simulating each stage of a clocking sequence to produce simulation values; saving the simulation values; and performing a plurality of backward logic traces based on the saved simulation values to provide an equivalent combinational logic representation of a sequential logic design.