1. A method for eliminating false failures saved by redundant paths during critical area analysis of an integrated circuit layout, comprising: identifying vertices significantly encroached by one or more simulated defects; and eliminating false failures resulting from said one or more simulated defects if all nets including at least one of said identified vertices have at least one redundant path that does not include any of said identified vertices.