1. A method of identifying areas in VLSI (very large scale integrated) layout comprising: defining one or more sample area; overlaying the one or more sample area onto at least a portion of a layout having a plurality of structures in a first direction, and identifying at least one region of the layout in the sample area which has at least one structure of the plurality of structures which satisfies a predetermined value.