1. A method for evaluating a device model for a circuit element, comprising: supplying a first set of terminal biases associated with the circuit element; obtaining a first set of model results based on the first set of terminal biases; and checking for correctness of the first set of model results by determining whether the first set of model results interrelate according to a plurality of rules.