1. A method for determining the critical area of an integrated circuit, the method comprising the steps of: modeling a net corresponding to the integrated circuit as a graph, the net comprising a plurality of interconnected shapes spanning one or more layers of the integrated circuit; identifying at least a subset of generators for opens in the net; and computing the critical area in accordance with a Voronoi diagram of the identified generators.