1. A method for evaluating vias per pad in an electronic design, comprising the steps of: formulating one or more via per pad rules; processing the electronic design to determine whether the vias of the electronic design violate the via per pad rules; and generating an indicator associated with the electronic design to identify vias that violate the via per pad rules.