1. A method of arbitrating requests from bus masters for access to shared memory in a processing system comprising: dividing the shared memory into memory channels; determining power modes associated with the memory channels; assigning priorities to the requests based at least in part on the power modes; and scheduling the requests based on the assigned priorities.