1. One or more computer-readable media storing computer-executable instructions for causing one or more processors to perform a method, the method comprising: generating, based on an original RTL (register-transfer level) design for a circuit design, an initial FPGA-mapped netlist and a generic RTL design, the generic RTL design being functionally equivalent to the initial FPGA-mapped netlist and maintaining one-to-one correspondence to the initial FPGA-mapped netlist in terms of design hierarchy for at least a part of the circuit design; partitioning, based on the initial FPGA-mapped netlist, the circuit design into design partitions for implementing the circuit design across a plurality of FPGA chips, each of the design partitions corresponding to a partition of the generic RTL design and to a partition of the initial FPGA-mapped netlist; and generating final FPGA-mapped netlists based on the design partitions, wherein the design partitions are represented by the partitions of the generic RTL design, or some of the design partitions are represented by the partitions of the generic RTL design and each of the rest of the design partitions is represented by a combination of the generic RTL design and the initial FPGA-mapped netlist.