1. A method of designing an integrated circuit, comprising: generating a circuit diagram of the integrated circuit using a first plurality of blocks; providing an information repository that comprises layout information associated with respective ones of a plurality of template blocks; and generating a symbol layout abstraction model by associating the layout information that is associated with at least one of the plurality of template blocks with at least one of the first plurality of blocks.