1. A method comprising: selecting a predetermined number, n, of structures representing an integrated circuit (IC) design layout eligible for SEM measurement; specifying an image parameter space of image parameters for the n structures; optimizing a redundancy in the image parameter space of measurement sites for the n structures; and calibrating an optical proximity correction (OPC) model for the IC design layout based on the optimized redundancy.