1. A method of bridging fault diagnosis of an integrated circuit for identifying a first circuit node shorted to a second circuit node, comprising the steps of: (a) establishing composite signatures for a plurality of faults; (b) imposing match restrictions to minimize diagnosis size; (c) imposing match requirements to minimize diagnosis size; and (d) ranking diagnostic matches while relaxing matching criteria to increase effective precision and the number of correct diagnoses.