1. A method of optimizing buffer trees within an integrated circuit design, comprising: (a) identifying buffer trees existing in the design; (b) applying one or more selection criteria to the identified buffer trees; (c) building a list of buffer trees targeted for optimization comprising a limited subset of the identified buffer trees that satisfy the selection criteria; and (d) performing one or more buffer optimization algorithms on one or more of the targeted buffer trees in the list.