1. A method of generating a wafer map, the method comprising: selecting a layer of a semiconductor design for analysis; combining defect histories for a plurality of wafers of the selected layer; analyzing the defect histories to identify repetitive defects for the selected layer; forming a single die map comprised of the identified repetitive defects; and generating the wafer map for the selected layer from the single die map.