1. A clock generating circuit for a semiconductor memory device, the clock generating circuit comprising: a delay locked loop (DLL) circuit that generates an internal clock signal for the semiconductor memory device; and a control circuit that activates the delay locked loop circuit for a predetermined time when the semiconductor memory device transitions from a self refresh mode in which the DLL circuit is deactivated to a standby mode.