1. A memory system comprising: at least one multi-component memory device comprising power-down logic capable of accepting an early power-down command and responding to that early power-down command by shutting down some memory device components prior to the completion of a pending active-mode command; and a memory controller to issue commands to the memory device, the controller capable of issuing an early power-down command to the memory device.