1. A method of estimating integrated circuit yield, comprising: providing an integrated circuit layout; providing test site data; providing a set of systematic defects based on said test site data; assigning each of said set of systematic defects a weight based on a probability of a fault occurring; performing a critical area analysis on said integrated circuit layout using said weight; computing a fault density value; and comparing said fault density value to a predetermined value.