1. A memory subsystem comprising two memory devices connected in parallel to a bus, said bus including a plurality of bus lines for carrying substantially all address, data and control information needed by'said memory devices, said control information including device-select information, said bus containing substantially fewer bus lines than the number of bits in a single address, and said bus carrying device-select information without the need for separate device-select lines connected directly to individual memory devices.