1. A routing analysis method for performing a routing analysis on an integrated circuit consisting of a plurality of hierarchical modules from a netlist which is described hierarchically, comprising the step of calculating a routing difficulty index for a whole circuit of said hierarchical module in each hierarchy, said whole circuit of said hierarchical module being a circuit including respective circuits in current one of said plurality of hierarchical modules and said hierarchical modules positioned therebelow.