1. A stacked semiconductor memory device comprising: a memory cell array chip that is provided with a memory cell array; an interface chip that is stacked with said memory cell array chip and that is provided with memory configuration switching circuits for changing the input/output bit configuration of said memory cell array; and a plurality of interchip wires for connecting said memory cell array chip and said interface chip.