1. A method of refreshing a memory device, comprising the steps of: at one of a plurality of clock rates, selected in accordance with a device configuration signal: internally generating a sequence of row addresses for refreshing the memory device; and refreshing a row of the memory device associated with a currently generated row address.