1. A method for designing a semiconductor having a computer for inserting a dummy pattern between design patterns, the method comprising the steps of: dividing a layout pattern for a layout layer in a semiconductor device into divided areas; inserting a dummy pattern between design patterns in the divided areas; calculating the density of the dummy pattern and the design patterns in each of the divided areas; and changing pattern rules for the dummy pattern so that the density will be desired values.