1. A sub-system, comprising: an interface circuit in communication with a first number of memory circuits and a system, the interface circuit operable to interface the memory circuits and the system for simulating at least one memory circuit of a second number, wherein the interface circuit interfaces a majority of address or control signals of the memory circuits.