1. A wireless communication architecture, comprising: a virtual channel memory controller; first and second processor cores coupled to the virtual channel memory controller; a first synchronous memory device coupled to the virtual channel memory controller by a dedicated first data bus; a second synchronous memory device coupled to the virtual channel memory controller by a dedicated second data bus; a shared address and control bus interconnecting the virtual channel memory controller and the first and second synchronous memory devices.