1. A memory subsystem for a computer system comprising: a memory controller comprising a data strobe generator; a dynamic random access memory (DRAM) array coupled to said memory controller; and a data path coupled to said data strobe generator and said DRAM array.