1. A method for performing statistical static timing analysis for an integrated circuit design comprising: computing at least one mean timing value of said integrated circuit design using a relatively high-accuracy timing calculation; and computing at least one statistical sensitivity of said at least one mean timing value by taking a finite difference of relatively lower-accuracy timing calculations.