1. A self-testable double data rate (DDR) circuit, comprising: a stimulus generator configured to generate a test DDR signal; an evaluator configured to compare said test DDR signal with a response signal produced by the DDR circuit in response to said test DDR signal; and a result generator configured to generate an error condition if said response signal does not have a predetermined relationship to said test DDR signal.