1 ) A circuit for reducing power in SRAM memory cells comprising: at least one contiguous Nwell region wherein said Nwell region contains at least two PFET transistors from said SRAM memory cells; at least one electrical contact to each of said Nwell regions; a first variable voltage source electrically connected to said contacts of said Nwell regions; a second variable voltage source electrically connected to positive electrical connections of said memory cells.