1. A method of identifying circuits that are likely to latchup, the method comprising the steps of: locating structures that meet predefined criteria for latchup; modifying the structures to represent a device recognized by an EDA tool; performing latchup analysis on the modified structures using the EDA tool; and identifying circuits that are likely to latchup based upon the latchup analysis.