1. An integrated memory module, comprising: a memory unit; a self-test circuit configured to make available test data and test addresses for testing memory areas in the memory unit and to generate defect data depending on the detection of a defect; and a test circuit configured to: receive defect data from at least one connectable memory module being tested, and store the received defect data in the memory unit according to addresses assigned to the received defect data.