1. A synchronous memory comprising: a clock input signal; an adjustable delay line for generating a data output driving clock signal from the clock input signal; and a data output buffer enabled by the driving clock signal for outputting data to an output terminal, the data being output to the output terminal at the same time as or a minimum time following an edge of the clock input signal.