1. A semiconductor memory device having different memory architectures, the semiconductor memory device comprising: a first memory architecture having p banks, a page size of m/2 bytes of m/2 memory cells connected to one word line in each of the banks, and n/2 data terminals DQ; and a second memory architecture having p banks, a page size of m bytes, and n data terminals.