1. A synchronous semiconductor device comprising: a decoder for receiving a plurality of input signals to generate a plurality of decoded signals; a delay adjusting unit connected to the decoder to adjust a delay time of each of the decoded signals and to provide a plurality of adjusted decoded signals; and a latch circuit unit connected to the delay adjusting unit for latching the adjusted decoded signals in synchronism with a clock signal.