1. A method of estimating routing congestion between pins in a net of an integrated circuit design, comprising: establishing one or more potential routes between the pins which pass through one or more buckets in the net, each bucket having a set of wiring tracks; assigning a probabilistic usage to each bucket based on any partial blockage of the wiring tracks in each bucket; and computing routing congestion for each bucket using its probabilistic usage.