1. A method of operating an electronic device having a plurality of memory devices, each memory device having at least two sub-arrays therein, the method comprising: individually addressing each sub-array of each said memory device by communicating an address specific to that sub-array across an address bus coupled to all said memory devices, and by individually selecting said individual memory device from among said plurality of memory devices.