1. A sub-system, comprising: an interface circuit in communication with a plurality of memory circuits and a system, the interface circuit operable to perform a hidden power management operation on a first portion of the plurality of memory circuits and a second operation on a second portion of the plurality of memory circuits, wherein the hidden power management operation is performed within a command operation period of the second operation.