1. A microprocessor, comprising: a system clock pin receiving a bus clock signal; a plurality of data signal group pins; and data bus configuration logic which performs a half-width data transaction on said plurality of data signal group pins in which a doubleword is transferred for each of four beats during each of four consecutive cycles of said bus clock signal.