1. A synchronous memory comprising: a clock input signal; and a delay locked loop (DLL) having an adjustable delay line for generating a driving clock signal from the clock input signal, the adjustable delay line being a tapped delay line and the DLL being enabled and disabled by external control.