1. A dynamic random access memory (DRAM) comprising: a plurality of individually-accessible memory banks; and a refresh controller for selectively performing a refresh operation for one or more memory banks among the plurality of memory banks during a self-refresh operation.