1. Apparatus for limiting the power consumption of a random access memory (RAM), comprising in combination: a counter for counting the number of memory commands in a sample interval; and power governor control logic, responsive to said number of memory commands, for limiting the maximum number of transfers in a sample interval when said counter accumulates a count exceeding a predetermined value.