1. A computing system comprising: a processor; a memory system, that includes at least one DRAM module; a DRAM controller, wherein the DRAM controller is operable to limit an access rate to the at least one DRAM module so that an average DRAM module power consumption rate is less than or equal to a desired memory power consumption rate; and a bus that couples the memory system, the processor and the DRAM controller.