1. A stacked semiconductor memory device, comprising: a memory cell array chip that is stacked on a first semiconductor chip and in which sub-banks into which a bank memory is divided are organized and arranged according to input/output bits; and interchip interconnections for connecting said memory cell array chip to said first semiconductor chip and that are provided for the number of said input/output bits and that pass through said memory cell array chip in the direction of stacking.