1. A data-driven self-organizing hardware system, comprising: a plurality of self-organizing processors arranged in a learning array; and a plurality of local interconnections that connect subsets of the plurality of self-organizing processors, where the local interconnections are chosen, substantially in parallel, by the self-organizing processors.