1. A method for use in connection with a design layout of an electronic circuit, said design layout comprising a plurality of respective geometries on each of a plurality of layers, said method comprising the steps of: for a first layer of the design layout, determining a set of first wide class objects derived from geometries on the first layer; and applying a first rule set to non-virtual boundaries of the first wide class objects but not to virtual boundaries of the first wide class objects.