1. A non-volatile memory device comprising: at least two memory array segments, and a controller including control logic adapted to determine a threshold offset value for a given memory array segments by accessing a table of offset values.