1. A method, comprising: receiving a design layout file for an integrated circuit device in a computing apparatus, the design layout file specifying dimensions of a plurality of features; generating outer markers in the computing apparatus for at least a subset of the features based on the proximity of the features to one another and spacing requirements; and identifying features in the computing apparatus where the associated outer marker has at least one dimension greater than the dimensions specified for the feature.