1. A computer implemented method for performing verification of a device design comprising: identifying a plurality of clock domain crossing boundaries within a device design; performing on a computer a formal clock domain crossing verification process on ones of the plurality of clock domain crossing boundaries, the formal clock domain crossing verification process generating a set of clock domain crossing boundaries to be promoted; and saving the set of clock domain crossing boundaries to a memory storage location.