1. A memory module having a front side and a back side comprising: a third memory rank stacked on a first memory rank, said first memory rank coupled to the front side; a fourth memory rank stacked on a second memory rank, said second memory rank coupled to the back side; and an emulator coupled to the memory module controlling signals to said first memory rank, said second memory rank, said third memory rank, and said fourth memory rank.