1. A semiconductor device, comprising: a duty cycle correction (DCC) circuit that receives first and second clock signals and outputs a duty cycle adjusted clock signal; and a control circuit that detects a process variation and controls respective slew rates of the first and second clock signals based on the detected process variation.