1. An apparatus comprising: a memory engine to identify address conflicts of memory transactions and serialize the conflicts to maintain coherence due to an unordered interconnect; a memory write queue to store at least one memory transaction received by the memory engine; a pending memory write queue to store at least one memory transaction if an address conflict is identified by the memory engine; and a memory interface to couple the memory engine to a memory.