1. A computer-implemented method, comprising using electrical information for a device being fabricated on a wafer to perform one or more defect-related functions, wherein the one or more defect-related functions comprise one or more post-mask, defect-related functions.