1. A memory controller for controlling a memory that is connected thereto and outputs data of a double data rate together with a strobe signal, comprising: a clock signal generation circuit which generates a clock signal supplied to the memory; and a data acquisition circuit which delays the strobe signal through feedback control that makes a delay substantially equal to a ¼ cycle of the clock signal, and which latches the data in response to a timing signal that is the delayed strobe signal.