1. A method of designing a layout of an integrated circuit, comprising the steps of: deriving at least one analytical constraint for a cut-based placement partitioner using analytical optimization; and placing cells on an integrated circuit with the cut-based placement partitioner using the analytical constraint.