1. An apparatus, comprising: a non-volatile memory array; and a power saving circuit to modify a chip enable signal that is to enable the non-volatile memory array in response to an absence of activity on an address input to said non-volatile memory array and to place said non-volatile memory array into a standby mode based on the modified chip enable signal.