1. A method for determining a defect in integrated circuit manufacturing process, comprising: providing a plurality of normal active areas on a sample; placing a plurality of defective active areas on said sample, wherein said normal active areas and said defective active areas are interlaced; obtaining a charged particle microscope image of said sample; and determining said defect on said sample from said charged particle microscope image.