1. A buffer circuit mounted in a memory circuit and comprising: a signal terminal; a synchronous input buffer having an input coupled to said signal terminal; an asynchronous input buffer having an input coupled to said input terminal; and a switching circuit which selectively outputs an output of said synchronous input buffer or an output of said asynchronous input buffer according to an operational mode of the memory circuit.