1. A semiconductor integrated circuit pattern verification method comprising: comparing shapes of simulation patterns, the simulation patterns being calculated by executing simulation on the basis of design patterns; based on results of the comparing, combining, into one group, a subset of the simulation patterns such that values of differences among shapes of simulation patterns in the one group are not more than a predetermined value; and verifying information of extracted simulation patterns extracted from the one group.