1. A method for testing integrated circuit semiconductor devices comprising the steps of: a) providing a wafer containing a plurality of integrated semiconductor devices; b) measuring a desired parameter of said devices; and, c) applying a stress test to said devices wherein test conditions of said stress test are adjusted based on the desired parameter measurements of said devices.