1. A method for back-end-of-line variation modeling, comprising: defining a bounding box within a design layout of a semiconductor arrangement; determining a back-end-of-line variation parameter for the bounding box; applying the back-end-of-line variation parameter as a back-end-of-line constraint for simulation of the design layout; and modifying a physical feature of the design layout based upon a result of the simulation.