1. A memory system having a multi-drop bus structure comprising: a bus line; a connector connected to a bus line; and a memory module connected to the connector and having at least one memory chip and a termination resistor in the memory chip, wherein a property impedance of a wire to which the memory chip is connected has a first impedance value.