1. An integrated circuit, comprising logic configured to: generate a packet comprising a short training field as part of a synchronization header and a long training field as part of the synchronization header; use the packet for communication in a wireless network.