1. A method of evaluating a layer matching deviation based on CAD information, the method comprising: storing design CAD data of a semiconductor device formed on a semiconductor wafer; and reading the design CAD data of a pattern of the semiconductor device and overlapping the design CAD data with an electron microscope image of the pattern formed on the semiconductor wafer on a display so as to evaluate acceptability of the formation of the pattern.