1. A method, comprising: determining a first set of predicted delays corresponding to a first set of delay paths for an integrated circuit design; receiving a set of actual delays associated with a first plurality of integrated circuits corresponding to the first set of delay paths; and determining a confidence measurement that a most critical delay path is included in the first set of delay paths, the confidence measurement based on the first set of predicted delays and the set of actual delays.