1. A central processor for an imaging device with a CMOS image sensor, the central processor comprising: an image sensor interface for receiving data from the CMOS image sensor; multiple processing units configured to operate in parallel for processing data from the image sensor interface, each of the processing units having rewritable memory for microcode to operatively control that processing unit; wherein, the multiple processing units and the image sensor interface are integrated onto a single chip.