1. A multiplier accumulator circuit comprising: a first lookup table configured to provide Bachet terms in response to an input pixel value; a plurality of second lookup tables configured to provide intermediate values in response to the Bachet terms; and a set of full adders configured to sum the inte mediate values from the second lookup tables and to provide an output value representative of the input pixel value multiplied by a coefficient.