1. A system comprising: a memory controller to request read and write operations and operating with a burst length; a bus; and first and second memory devices coupled to the memory controller through the bus, the first and second memory devices each having a prefetch length that is greater than the burst length, but performing the requested read and write operations with the burst length.