1. A memory device comprising: a plurality of industry standard dynamic random access memory (DRAM) integrated circuits stacked in a vertical direction; and buffer integrated circuit for providing an interface between said DRAM integrated circuits and a memory bus by buffering at least one of address, control and data signals so as to isolate electrical loads of said DRAM integrated circuits from said memory bus.