1. A method for generating a polynomial for use in circuit modeling comprising: a. curve fitting a characteristic map; b. determining an error area in the characteristic map; c. generate a patch region enclosing the error area; and d. curve fitting the patch region.