System interface 214 (or chipset) may be connected to the processor bus 212 to interface other components of the system 200 with the processor bus 212.
System interface 214 may includes a memory controller 218 for interfacing a main memory 216 with the processor bus 212.