A value M1 for setting a frequency-dividing ratio of the divide-by-M1 circuit 62 disposed within the PLL circuit 60 is selected to be 24.
The divide-by-M1 circuit 62 outputs a signal S14 with a frequency (768 kHz) of 1/24 of 18.432 MHz.