As a result, clock signal jitter can bereduced without using a feedback circuit such as a PLL.
In accordance with the present invention, the effect of reducing jitter can be doubled or enhanced by connected timing averaging circuits in series.