Self-healing and clock failover are based on dynamic width reduction.
The link layer employs inline 8 bit CRC for low-latency, flit-level error detection with the option of additional error protection implemented as rolling 16 bit CRC.