Inclusion of parasitic effects due to interconnects becomes essential when simulating modern high-speed high-density circuits at the chip or board level.
The accurate extraction of interconnects out of the layout yields linear time-invariant subnets consisting of resistors, capacitors, and inductors.