The output of the AND gate 125 is inverted and applied through an inverting amplifier 126 to an overflow detect output terminal.
A high speed NxM bit digital, repeated addition type multiplying circuit is disclosed which incorporates the Burks-Goldstine-VonNeumann corrections automatically to provide a relatively simple circuit.