46 and 48, after detecting the positive edge of clock signal Cb, Process 2 (5) samples signal o 2 before evaluating block 4214.
process 2 (5) evaluates block 4214 not before sampling output signal o 2, and identifies that output signal o 2 is transferred signal o 2.