by setting the chip selection terminal cs of the shift register 112 to the h level through the or gate 110, the enable state is formed.
As shown in block 204, the serial communication of the write information consisting of the write command, write address, and write data by the CPU 24 is started.