this is done in conjunction with a clock recovery circuit 1212 which is coupled to an intelligent timing/clock recovery clock generator circuit 1230.
The clock generator circuit 1230 receives an input from the clock resynchronization circuit 1241, which is coupled to the T 1 data stream.