The present invention broadens the class of integrated circuits that can be designed algorithmically.
It expands the class of circuits which can be designed algorithmically to include gates that utilize both pass logic networks and restoring logic networks.