When Processor P1's command five performs the store, it should send invalidates to all version one cache lines (at processors P2, P3 and P5).
When processor P2's command six updates X with version three data, it should invalidate processor P1's version two data.