When the EMC determines that data to be written is aligned consecutively along a row of a memory module, the EMC eliminates unnecessarily redundant row address strobe (RAS) signals.
The EMC reduces the overhead burden of the processor and also reduces the number of clock cycles necessary to write data across the memory module bus.