The controller 3 monitors input/output requests from the CPU 1 on essentially a continuous basis (Step 20).
Writing begins at the first logical block on the copyback cache storage unit CC, and continues sequentially to the end of the logical blocks.