A memory device using IC memory packages of b bit input/output data structure has the following problem.
Even if one of the IC memory packages becomes faulty, there is a possibility of multiple bit errors within an n bit block outputted from the faulty IC package.