These SOI layers, i.e., the intermediate electrodes of SETs, need not be as thick as SOI layers, i.e., the active regions of the MOSFETs.
A resist pattern is formed on the resultant structure, exposing those portions of the Si layer which will be the intermediate electrodes of the SETs.