If the derived abstract model is proved correct, terminating the verification and deeming the circuit design to be correct.
Increasing the depth of unrolling k and repeating steps (a) - (c) until either the given correctness property is violated at some depth or the circuit design is determined to be correct.