Both are connected on one side to a processor 10 and on the other side to system memory 26, through memory address bus 28 (A) and memory data bus 30 (D).
Instruction cache 22 is read-only by the processor 10.