The rate register 105 holds the rate data from the decoder 104 at the time the load signal from the rate analyzing portion 102 comes to be in the ON state.
The UART 108 continually has the clock suitable to the communication rate supplied thereto.