Accordingly, a bit transition amount is not generated during a time corresponding to one line, thereby minimizing the EMI.
Since the source shift clock SSC having a high frequency is not outputted, the EMI is effectively reduced.