7 shows the DLI access clock with a sequence of clock cycles numbered 1 , 2 , 3 , 4 , 5, etc.
During the first clock cycle, the DLI state machine 201 has access to the buffer memory 108 (for either transferring data out or transferring data in).