This provides a check that the circuit implementation behaves as intended, and that the timing goals are achieved.
The design is back-annotated to ensure that other physical design limitations, such as capacitive loads and parasitics, are not exceeded.