A transmission clock frequency divider circuit divides the basic clock which is input to the data transmission device and outputs a transmission data shift clock.
A clock is corrected independently from data transmission rata.