Conventional processor designs typically handle a complex memory instruction by sequentially issuing memory access requests for each memory address in the range specified by the instruction.
Conventional processor designs typically have request queues that are finite in length, so that only a limited number of requests may be pending at any given time.