The write-amplifier-output control signal /WEN0 becomes the low level.
The external clock signal CLK becomes the low level again after a time period shorter than the delay time of the delay circuit 49.