Normally, a deleting operation is simultaneously performed on all cell transistors in the same NAND column.
A read operation is performed by providing a sufficiently low determination potential VWLev to all word lines WL 1 to WL 8 in the NAND column.