In the illustrated embodiment, that number of bit times is equal to the processor ratio 10 multiplied by the ratio bit 1 multiplied by 2 bit times per clock period.
There are approximately 20 bit times between valid SIP bits (reference numeral 650).