High bandwidth, short reach interconnections between chips or devices using conventional input/output (I/O) interfaces require significant power and chip area; specifically, solutions to maintain signal transfer quality between said chips or devices significantly contributes to the interface power consumption and smaller chip area. As a result, these conventional I/O interfaces are not desirable for low power and/or small chip area circuits.