repo_name
stringlengths 6
79
| path
stringlengths 6
236
| copies
int64 1
472
| size
int64 137
1.04M
| content
stringlengths 137
1.04M
| license
stringclasses 15
values | hash
stringlengths 32
32
| alpha_frac
float64 0.25
0.96
| ratio
float64 1.51
17.5
| autogenerated
bool 1
class | config_or_test
bool 2
classes | has_no_keywords
bool 1
class | has_few_assignments
bool 1
class |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
malkadi/FGPU | RTL/floating_point/fadd_fsub.vhd | 1 | 10,878 | -- (c) Copyright 1995-2016 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- DO NOT MODIFY THIS FILE.
-- IP VLNV: xilinx.com:ip:floating_point:7.1
-- IP Revision: 2
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY floating_point_v7_1_2;
USE floating_point_v7_1_2.floating_point_v7_1_2;
ENTITY fadd_fsub IS
PORT (
aclk : IN STD_LOGIC;
s_axis_a_tvalid : IN STD_LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_b_tvalid : IN STD_LOGIC;
s_axis_b_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_operation_tvalid : IN STD_LOGIC;
s_axis_operation_tdata : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axis_result_tvalid : OUT STD_LOGIC;
m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
);
END fadd_fsub;
ARCHITECTURE fadd_fsub_arch OF fadd_fsub IS
ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
ATTRIBUTE DowngradeIPIdentifiedWarnings OF fadd_fsub_arch: ARCHITECTURE IS "yes";
COMPONENT floating_point_v7_1_2 IS
GENERIC (
C_XDEVICEFAMILY : STRING;
C_HAS_ADD : INTEGER;
C_HAS_SUBTRACT : INTEGER;
C_HAS_MULTIPLY : INTEGER;
C_HAS_DIVIDE : INTEGER;
C_HAS_SQRT : INTEGER;
C_HAS_COMPARE : INTEGER;
C_HAS_FIX_TO_FLT : INTEGER;
C_HAS_FLT_TO_FIX : INTEGER;
C_HAS_FLT_TO_FLT : INTEGER;
C_HAS_RECIP : INTEGER;
C_HAS_RECIP_SQRT : INTEGER;
C_HAS_ABSOLUTE : INTEGER;
C_HAS_LOGARITHM : INTEGER;
C_HAS_EXPONENTIAL : INTEGER;
C_HAS_FMA : INTEGER;
C_HAS_FMS : INTEGER;
C_HAS_ACCUMULATOR_A : INTEGER;
C_HAS_ACCUMULATOR_S : INTEGER;
C_A_WIDTH : INTEGER;
C_A_FRACTION_WIDTH : INTEGER;
C_B_WIDTH : INTEGER;
C_B_FRACTION_WIDTH : INTEGER;
C_C_WIDTH : INTEGER;
C_C_FRACTION_WIDTH : INTEGER;
C_RESULT_WIDTH : INTEGER;
C_RESULT_FRACTION_WIDTH : INTEGER;
C_COMPARE_OPERATION : INTEGER;
C_LATENCY : INTEGER;
C_OPTIMIZATION : INTEGER;
C_MULT_USAGE : INTEGER;
C_BRAM_USAGE : INTEGER;
C_RATE : INTEGER;
C_ACCUM_INPUT_MSB : INTEGER;
C_ACCUM_MSB : INTEGER;
C_ACCUM_LSB : INTEGER;
C_HAS_UNDERFLOW : INTEGER;
C_HAS_OVERFLOW : INTEGER;
C_HAS_INVALID_OP : INTEGER;
C_HAS_DIVIDE_BY_ZERO : INTEGER;
C_HAS_ACCUM_OVERFLOW : INTEGER;
C_HAS_ACCUM_INPUT_OVERFLOW : INTEGER;
C_HAS_ACLKEN : INTEGER;
C_HAS_ARESETN : INTEGER;
C_THROTTLE_SCHEME : INTEGER;
C_HAS_A_TUSER : INTEGER;
C_HAS_A_TLAST : INTEGER;
C_HAS_B : INTEGER;
C_HAS_B_TUSER : INTEGER;
C_HAS_B_TLAST : INTEGER;
C_HAS_C : INTEGER;
C_HAS_C_TUSER : INTEGER;
C_HAS_C_TLAST : INTEGER;
C_HAS_OPERATION : INTEGER;
C_HAS_OPERATION_TUSER : INTEGER;
C_HAS_OPERATION_TLAST : INTEGER;
C_HAS_RESULT_TUSER : INTEGER;
C_HAS_RESULT_TLAST : INTEGER;
C_TLAST_RESOLUTION : INTEGER;
C_A_TDATA_WIDTH : INTEGER;
C_A_TUSER_WIDTH : INTEGER;
C_B_TDATA_WIDTH : INTEGER;
C_B_TUSER_WIDTH : INTEGER;
C_C_TDATA_WIDTH : INTEGER;
C_C_TUSER_WIDTH : INTEGER;
C_OPERATION_TDATA_WIDTH : INTEGER;
C_OPERATION_TUSER_WIDTH : INTEGER;
C_RESULT_TDATA_WIDTH : INTEGER;
C_RESULT_TUSER_WIDTH : INTEGER;
C_FIXED_DATA_UNSIGNED : INTEGER
);
PORT (
aclk : IN STD_LOGIC;
aclken : IN STD_LOGIC;
aresetn : IN STD_LOGIC;
s_axis_a_tvalid : IN STD_LOGIC;
s_axis_a_tready : OUT STD_LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_a_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_a_tlast : IN STD_LOGIC;
s_axis_b_tvalid : IN STD_LOGIC;
s_axis_b_tready : OUT STD_LOGIC;
s_axis_b_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_b_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_b_tlast : IN STD_LOGIC;
s_axis_c_tvalid : IN STD_LOGIC;
s_axis_c_tready : OUT STD_LOGIC;
s_axis_c_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_c_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_c_tlast : IN STD_LOGIC;
s_axis_operation_tvalid : IN STD_LOGIC;
s_axis_operation_tready : OUT STD_LOGIC;
s_axis_operation_tdata : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
s_axis_operation_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_operation_tlast : IN STD_LOGIC;
m_axis_result_tvalid : OUT STD_LOGIC;
m_axis_result_tready : IN STD_LOGIC;
m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axis_result_tuser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axis_result_tlast : OUT STD_LOGIC
);
END COMPONENT floating_point_v7_1_2;
ATTRIBUTE X_INTERFACE_INFO : STRING;
ATTRIBUTE X_INTERFACE_INFO OF aclk: SIGNAL IS "xilinx.com:signal:clock:1.0 aclk_intf CLK";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_a_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_a_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_b_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_B TVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_b_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_B TDATA";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_operation_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_OPERATION TVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_operation_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_OPERATION TDATA";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_result_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_result_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TDATA";
BEGIN
U0 : floating_point_v7_1_2
GENERIC MAP (
C_XDEVICEFAMILY => "zynq",
C_HAS_ADD => 1,
C_HAS_SUBTRACT => 1,
C_HAS_MULTIPLY => 0,
C_HAS_DIVIDE => 0,
C_HAS_SQRT => 0,
C_HAS_COMPARE => 0,
C_HAS_FIX_TO_FLT => 0,
C_HAS_FLT_TO_FIX => 0,
C_HAS_FLT_TO_FLT => 0,
C_HAS_RECIP => 0,
C_HAS_RECIP_SQRT => 0,
C_HAS_ABSOLUTE => 0,
C_HAS_LOGARITHM => 0,
C_HAS_EXPONENTIAL => 0,
C_HAS_FMA => 0,
C_HAS_FMS => 0,
C_HAS_ACCUMULATOR_A => 0,
C_HAS_ACCUMULATOR_S => 0,
C_A_WIDTH => 32,
C_A_FRACTION_WIDTH => 24,
C_B_WIDTH => 32,
C_B_FRACTION_WIDTH => 24,
C_C_WIDTH => 32,
C_C_FRACTION_WIDTH => 24,
C_RESULT_WIDTH => 32,
C_RESULT_FRACTION_WIDTH => 24,
C_COMPARE_OPERATION => 8,
C_LATENCY => 11,
C_OPTIMIZATION => 1,
C_MULT_USAGE => 2,
C_BRAM_USAGE => 0,
C_RATE => 1,
C_ACCUM_INPUT_MSB => 32,
C_ACCUM_MSB => 32,
C_ACCUM_LSB => -31,
C_HAS_UNDERFLOW => 0,
C_HAS_OVERFLOW => 0,
C_HAS_INVALID_OP => 0,
C_HAS_DIVIDE_BY_ZERO => 0,
C_HAS_ACCUM_OVERFLOW => 0,
C_HAS_ACCUM_INPUT_OVERFLOW => 0,
C_HAS_ACLKEN => 0,
C_HAS_ARESETN => 0,
C_THROTTLE_SCHEME => 3,
C_HAS_A_TUSER => 0,
C_HAS_A_TLAST => 0,
C_HAS_B => 1,
C_HAS_B_TUSER => 0,
C_HAS_B_TLAST => 0,
C_HAS_C => 0,
C_HAS_C_TUSER => 0,
C_HAS_C_TLAST => 0,
C_HAS_OPERATION => 1,
C_HAS_OPERATION_TUSER => 0,
C_HAS_OPERATION_TLAST => 0,
C_HAS_RESULT_TUSER => 0,
C_HAS_RESULT_TLAST => 0,
C_TLAST_RESOLUTION => 0,
C_A_TDATA_WIDTH => 32,
C_A_TUSER_WIDTH => 1,
C_B_TDATA_WIDTH => 32,
C_B_TUSER_WIDTH => 1,
C_C_TDATA_WIDTH => 32,
C_C_TUSER_WIDTH => 1,
C_OPERATION_TDATA_WIDTH => 8,
C_OPERATION_TUSER_WIDTH => 1,
C_RESULT_TDATA_WIDTH => 32,
C_RESULT_TUSER_WIDTH => 1,
C_FIXED_DATA_UNSIGNED => 0
)
PORT MAP (
aclk => aclk,
aclken => '1',
aresetn => '1',
s_axis_a_tvalid => s_axis_a_tvalid,
s_axis_a_tdata => s_axis_a_tdata,
s_axis_a_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_a_tlast => '0',
s_axis_b_tvalid => s_axis_b_tvalid,
s_axis_b_tdata => s_axis_b_tdata,
s_axis_b_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_b_tlast => '0',
s_axis_c_tvalid => '0',
s_axis_c_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 32)),
s_axis_c_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_c_tlast => '0',
s_axis_operation_tvalid => s_axis_operation_tvalid,
s_axis_operation_tdata => s_axis_operation_tdata,
s_axis_operation_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_operation_tlast => '0',
m_axis_result_tvalid => m_axis_result_tvalid,
m_axis_result_tready => '0',
m_axis_result_tdata => m_axis_result_tdata
);
END fadd_fsub_arch;
| gpl-3.0 | 7ec009ef245c034a20100e54443ff73c | 0.63348 | 3.231729 | false | false | false | false |
preusser/q27 | src/vhdl/queens/expand_blocking.vhdl | 1 | 3,953 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
-------------------------------------------------------------------------------
-- This file is part of the Queens@TUD solver suite
-- for enumerating and counting the solutions of an N-Queens Puzzle.
--
-- Copyright (C) 2008-2015
-- Thomas B. Preusser <[email protected]>
-------------------------------------------------------------------------------
-- This design is free software: you can redistribute it and/or modify
-- it under the terms of the GNU Affero General Public License as published
-- by the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU Affero General Public License for more details.
--
-- You should have received a copy of the GNU Affero General Public License
-- along with this design. If not, see <http://www.gnu.org/licenses/>.
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library PoC;
use PoC.utils.all;
entity expand_blocking is
generic(
N : positive;
L : positive
);
port(
pre : in std_logic_vector(4*L*log2ceil(N)-2 downto 0);
bh : out std_logic_vector(L to N-L-1);
bv : out std_logic_vector(L to N-L-1);
bu : out std_logic_vector(0 to 2*N-4*L-2);
bd : out std_logic_vector(0 to 2*N-4*L-2)
);
end entity;
library IEEE;
use IEEE.numeric_std.all;
architecture rtl of expand_blocking is
constant M : positive := log2ceil(N);
-- Decoded Placement
-- Frame Indices: 0 - west, 1 - north, 2 - east, 3 - south
subtype tRow is std_logic_vector(0 to N-1);
type tEdge is array(0 to L-1) of tRow;
type tFrame is array(0 to 3) of tEdge;
-- Normalized Pre-Placement with full first Coordinate West(0)
signal pp : std_logic_vector(0 to 4*L*log2ceil(N)-1);
signal frame : tFrame;
begin
-- Normalize the Pre-Placement
pp <= '0' & pre;
-- Placement Decoder
genFrame: for i in tFrame'range generate
genEdge: for j in tEdge'range generate
genAlias: for k in 0 to L-1 generate
frame(i)(j)(k) <= frame((i+3) mod 4)(k)(N-1-j);
end generate genAlias;
genCells: for k in L to N-1 generate
constant BASE : natural := (i*L+j)*M;
begin
frame(i)(j)(k) <= 'X' when Is_X(pp(BASE to BASE+M-1)) else
'1' when to_integer(unsigned(pp(BASE to BASE+M-1))) = k else
'0';
end generate genCells;
end generate genEdge;
end generate genFrame;
-- compute combined blocking
process(frame)
variable h, v, u, d : std_logic;
begin
-- Horizontal and Vertical
for i in L to N-L-1 loop
h := '0';
v := '0';
for j in 0 to L-1 loop
h := h or frame(0)(j)(i) or frame(2)(j)(N-1-i);
v := v or frame(1)(j)(i) or frame(3)(j)(N-1-i);
end loop;
bh(i) <= h;
bv(i) <= v;
end loop;
-- Up and Down: 0 .. N-2L-1
for i in 0 to N-2*L-1 loop
u := '0';
d := '0';
for j in 0 to L-1 loop
u := u or frame(2)(j)(N-1-2*L-i+j) or frame(3)(j)(2*L+i-j);
d := d or frame(0)(j)(2*L+i-j) or frame(3)(j)(N-1-2*L-i+j);
end loop;
bu(i) <= u;
bd(i) <= d;
end loop;
-- Up and Down: 0 .. N-2L-1
for i in N-2*L to 2*N-4*L-2 loop
u := '0';
d := '0';
for j in 0 to L-1 loop
u := u or frame(0)(j)((i-(N-1-2*L))+j) or frame(1)(j)(2*N-2*L-2-i-j);
d := d or frame(1)(j)((i-(N-1-2*L))+j) or frame(2)(j)(2*N-2*L-2-i-j);
end loop;
bu(i) <= u;
bd(i) <= d;
end loop;
end process;
end rtl;
| agpl-3.0 | 9434a74a3feb897e0162ed5e5f98ea5c | 0.555527 | 3.134814 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs_fadd_fmul_fsqrt_uitofp_max.vhd | 1 | 23,658 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data por0s
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 8;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant N_TAG_MANAGERS_W : natural := N_CU_W+1; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 1;
constant UITOFP_IMPLEMENT : integer := 1;
constant FSLT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FSQRT_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 4;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | e1bda023edb0999061fc00a0a8ffbe7d | 0.56818 | 3.721567 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip/wf_wb_controller.vhd | 1 | 10,257 | --_________________________________________________________________________________________________
-- |
-- |The nanoFIP| |
-- |
-- CERN,BE/CO-HT |
--________________________________________________________________________________________________|
---------------------------------------------------------------------------------------------------
-- |
-- wf_wb_controller |
-- |
---------------------------------------------------------------------------------------------------
-- File wf_wb_controller.vhd |
-- |
-- Description The unit generates the "User Interface WISHBONE" signal ACK, nanoFIP's answer to |
-- the user's STBs. |
-- |
-- Authors Pablo Alvarez Sanchez ([email protected]) |
-- Evangelia Gousiou ([email protected]) |
-- Date 21/01/2011 |
-- Version v0.01 |
-- Depends on wf_production |
---------------- |
-- Last changes |
-- 21/01/2011 v0.011 EG changed registering |
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE |
-- ------------------------------------ |
-- This source file is free software; you can redistribute it and/or modify it under the terms of |
-- the GNU Lesser General Public License as published by the Free Software Foundation; either |
-- version 2.1 of the License, or (at your option) any later version. |
-- This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; |
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
-- See the GNU Lesser General Public License for more details. |
-- You should have received a copy of the GNU Lesser General Public License along with this |
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html |
---------------------------------------------------------------------------------------------------
--=================================================================================================
-- Libraries & Packages
--=================================================================================================
-- Standard library
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- std_logic definitions
use IEEE.NUMERIC_STD.all; -- conversion functions
-- Specific library
library work;
use work.WF_PACKAGE.all; -- definitions of types, constants, entities
--=================================================================================================
-- Entity declaration for wf_wb_controller
--=================================================================================================
entity wf_wb_controller is port(
-- INPUTS
-- nanoFIP User Interface, WISHBONE Slave
wb_clk_i : in std_logic; -- WISHBONE clock
wb_rst_i : in std_logic; -- WISHBONE reset
wb_stb_i : in std_logic; -- WISHBONE strobe
wb_cyc_i : in std_logic; -- WISHBONE cycle
wb_we_i : in std_logic; -- WISHBONE write enable
wb_adr_id_i : in std_logic_vector (2 downto 0); -- 3 first bits of WISHBONE address
-- OUTPUTS
-- Signal from the wf_production_unit
wb_ack_prod_p_o : out std_logic; -- response to a write cycle
-- latching moment of wb_dat_i
-- nanoFIP User Interface, WISHBONE Slave output
wb_ack_p_o : out std_logic); -- WISHBONE acknowledge
end entity wf_wb_controller;
--=================================================================================================
-- architecture declaration
--=================================================================================================
architecture rtl of wf_wb_controller is
signal s_wb_ack_write_p, s_wb_ack_read_p, s_wb_stb_r_edge_p : std_logic;
signal s_wb_we_synch, s_wb_cyc_synch : std_logic_vector (2 downto 0);
signal s_wb_stb_synch : std_logic_vector (3 downto 0);
--=================================================================================================
-- architecture begin
--=================================================================================================
begin
---------------------------------------------------------------------------------------------------
-- Input Synchronizers --
---------------------------------------------------------------------------------------------------
-- Synchronization of the WISHBONE control signals: stb, cyc, we.
WISHBONE_inputs_synchronization: process (wb_clk_i)
begin
if rising_edge (wb_clk_i) then
if wb_rst_i = '1' then -- wb_rst is not buffered to comply with WISHBONE rule 3.15
s_wb_stb_synch <= (others => '0');
s_wb_cyc_synch <= (others => '0');
s_wb_we_synch <= (others => '0');
else
s_wb_stb_synch <= s_wb_stb_synch (2 downto 0) & wb_stb_i;
s_wb_cyc_synch <= s_wb_cyc_synch (1 downto 0) & wb_cyc_i;
s_wb_we_synch <= s_wb_we_synch (1 downto 0) & wb_we_i;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
s_wb_stb_r_edge_p <= (not s_wb_stb_synch(3)) and s_wb_stb_synch(2);
---------------------------------------------------------------------------------------------------
-- ACK outputs Generation --
---------------------------------------------------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Generation of the wb_ack_write_p signal (acknowledgement from WISHBONE Slave of the write cycle,
-- as a response to the master's storbe). The 1 wb_clk-wide pulse is generated if the wb_cyc and
-- wb_we are asserted and the WISHBONE input address corresponds to an address in the Produced
-- memory block.
s_wb_ack_write_p <= '1' when ((s_wb_stb_r_edge_p = '1') and
(s_wb_we_synch (2) = '1') and
(s_wb_cyc_synch(2) = '1') and
(wb_adr_id_i = "010")) else '0';
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Generation of the wb_ack_read_p signal (acknowledgement from WISHBONE Slave of the read cycle,
-- as a response to the master's strobe). The 1 wb_clk-wide pulse is generated if the wb_cyc is
-- asserted, the wb_we is deasserted and the WISHBONE input address corresponds to an address in
-- the Consumed memory block.
s_wb_ack_read_p <= '1' when ((s_wb_stb_r_edge_p = '1') and
(s_wb_cyc_synch(2) = '1') and
(s_wb_we_synch(2) = '0') and
(wb_adr_id_i(2 downto 1) = "00")) else '0';
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Output registrers
WB_ACK_Output_Reg: process (wb_clk_i)
begin
if rising_edge (wb_clk_i) then
if wb_rst_i = '1' then
wb_ack_p_o <= '0';
wb_ack_prod_p_o <= '0';
else
wb_ack_p_o <= s_wb_ack_read_p or s_wb_ack_write_p;
wb_ack_prod_p_o <= s_wb_ack_write_p;
end if;
end if;
end process;
end architecture rtl;
--=================================================================================================
-- architecture end
--=================================================================================================
---------------------------------------------------------------------------------------------------
-- E N D O F F I L E
--------------------------------------------------------------------------------------------------- | mit | df4b226c34c50bceba6de3762129dacc | 0.303695 | 5.421247 | false | false | false | false |
dtysky/LD3320_AXI | src/VOICE_ROM_INIT/blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_decoder.vhd | 2 | 24,873 | `protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
XcVdwcOaqD4quZF5nPjRKZls56FLrhYSZaeVE6/xILqTMOesELaUuAn1jxkDjT5Ax5wepn1bbkxA
3JzOcaoZbg==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
GELzykpvzRt6WP+WPb44EgKimJKRjEgEi455m+HscZVhDyuHJSNcF6+yc75Tkb9NxjQlNrc4AleU
e87oiEOULE+UJlVwbXz5vB3hbMXMzPE+DbM0GA1iXrj6mhxVSSh4JjLx6UHNPO6JFuGdRlv9byPe
KW0BgfC+5VOsG3Aw7Q0=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
VV6NOtxC/fftDKl7dQWVSG4bgqElu5t1AjEvQiis5i5O9l0jSMxEdNneTd4fm+42w5c3pRG3EYqY
dAUGzgCrW35CGb/bLp26cf7KjZTJfOYbM618rJvHkERGaGdiLKdmIFioJG82PIyK1bC4wO9LinB7
Hvvkqg7f9v8xO+UpEqoQ+7RoyYmY2PC2MDvgPLOLDm0Pp7WO1+pCCPLn3JUTiWZXM4M9hRJTuRxv
wXjNvC8pYEZdaWDcVaNxsk8ZDSDAYer9+tIYAP1UgQ8TrAk9YHA5yEOZrgLyt2JMtM/v0+x8BCII
7Ieu6JLvzAZs+E6G8P9jBdI+H4S7GJ8gwGD41A==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
2f+A2V+ZJl9YUM9kyRlXcIc1f6PoRFsPHQPAbpyoPT1oZoS0U3Ijyu1Wg5BViI0sThXSC9/5OzTn
B2eQDpuBWp8soN+SI8KM4XdoplNeRddG8Shn1N2FtULst15C6PxuXDI1cFsymIo8JTVc+G1ZK2U4
2a11rsvfhfA38H0qMic=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
MUEvgtLxDw5F0ovIutgF1zHuu5/Xb1ac26Nv9MJ/JW2eT0Hj4RXDC2e27PeLIS4WtqTAVe05KNUN
bkZ0wWEcnW9wTiWOytnbBdinISMDU90K6voiD8DPFabtKL5Lb+pFoggTb0McKFHIMS+eAitoZcWR
B1uvlcJNC+InK8wHAB/s6kTOxrHZWvOyolFGUaRc2pyMsufZZUz5CIo46JVcu0rsf9HNUmNBYHyq
TirMwemKtRM9lHB+Jn2CTbxrER3Yw8pWSb/JSuS6qoa0rY8wuvNSIfg5E3oEk0yXdpxcxj6bs2rx
62XoAF1gmYLdC1CGPp6eGJBwNqyYeg5ZDjJd1Q==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 16672)
`protect data_block
gqcZQQaSE55q6uwisb/36uKsnLI3TT4A2APgZjnG0L9PIvF32im49VTRIvetA2lhpE41NOa9h0fB
GUXHeV2lfq8izFSFartgp2enS2ZOct4+2/g45iW6gTYsY1oR2/dArsm5+7Euu0YsKrKT8F9LkTJ7
CxHl3EwNCn+lNISP7mQ/ftjhGhkkSPWQ+bSqlC040hvND+HQDmdQg1G3bF06hJcON8jt/YxnmuQI
uSbL2OZ+3u/MnfctqEgx5okJkRRIKc3XppZIJ88966Q0ScmQTxdEucnv74YMXalae3TBoxbRdKS7
ZsV4DKPRoc38A5vHi5fJ20V2X4/Mj6SgLmFu/TF9cIiPIUP9dU/cYQnF5kNNHQs8dO2ELQjdqN6T
aXVX4Ag5oi8HMk+MCRR7rx3Inq7CPK3sGkcaFQQr9d3AqfCYXjk03SVbKs2bnTIfEAqNmPqHPOyA
u1HNkJ3lTaApfc8JIvP5JwgeUTF38wjrqZixP2FXhjhyHWBAD1eKCnt8ObgkIBN52XwZ6iFDIcdv
Z77IB0/7e/Z9We2HM0RGxZWr9r44uyYT8iqrP6ZEF9tLr1dCtxJZT/hiNYREO9Ti+Gf/tA63NffF
U6NaffsqpHK6z55sJo8Am1GOsgbsolSXwXuXCRCQ5vLpS209Jr4aFp7Fx7KqSLogunG0cryll4pI
H+G7zYrljXbsvP1AIoi2istZoDYwVv7WUlFMuDZFy3CAuK98vAZ5I2wiPeNvXwv8ac3bPSBxM8xp
FWIwrh//V88nreQVI6r4mZu0t4JINGLDVs56KlU4PLz+eXwkxTudgz2sk87yqQKtylDcUPrUZLRU
ZTp3+ehpJOPHqsDmM9+5SJXUZdmiimWur+BHVcP+LTy0qbGBVGSn13vj3Ixb9IMbIQLO2cdGod3a
srHJ7MCXFKHXlNjyOSM/fTxbvkMwJl1H9Oq0uMl/MsSJZ09jDPgnl+HT9Oy81Hh9SPQeYvWQ0ezK
qOjClgK0Jam0MJHSUzTwwxQeCHsyNrSIdbCL7cGBCrwv8Su8OHIqNhK33wCv+xkzDQb7ERh5w3+g
yEB4Q2cToSXjbyKeOIYd19wKlq7yohlZzZkBp9q1nVOzT9i5WugLIEPifU7B3FHip6PuH+WfBXAx
b0WlyzG4AL9Q5kr2WeDR6ta2N258U+WtNzp5Mma151PKj5j7HBganzDTPlnlklkpw0lKwuSZUmuk
qz0QexvCEmM5NVmQtae6DsdtyaoQfhr92dkROLy88dkJvYscYQV2kCsmcJK4/arlmtVQmdIJdQ+I
ZbtfJBxAgPET+eyju+zLuvtx7BZC07PDbiSv4xMgnLCa3+oTAwSGxjdK3zhDqHISL2xLspSK5oxb
usZ47PSkjj1sJQXwvv9JSwd7bQicvOfTE1Ro+3nbcekWl5EgS/SjgTZ8Nbho4dYRzuiPRfFagR7d
AnxE/PZ/OppVUJPBTHHBdpWCJotMOm/GipklyRuh1zWScUv0gYi2ud8A19m86wTH687uMqGuGx5d
dY3M79gCkWc5O3kiDIsbTCdI6ukV2MiXenag8ocdXVwKBzpcP3aaj8Fll0SGLP9pVJUfjPlZ7Qsd
xBa5vjw98SqmUPTD+JDMvCMv39QpQo/m/og2BoyH3blVdUy67smY6446aD2SWENmzA1fKf+Gt7Wp
DvoirOG8HM+yprhOyLkDNi7TVbnzXakiJFFR0j8QSedB04AiEQjrJ9chDq9NSsP71KFuki69D8NG
Q7JqmEw8vsm5oJsdNNLtoKh/ScgL04LtXhxTCF7lfsf4jYcG9F6Sr64+thFhjvj7pZR3t2DVU2AP
qj2s56TeXEHKOfj513oyZe2EphVxs/0vyYbQIqEKdiWce9tjBCt+cOephu9K5wb8Kzi2cPx4OgPO
jdB8wFxT2Wzay3ETU63jbu1Xf26a8k0bmFeA9QYzOakgCejPSPGQetzovlYG4xrFlxksH5duXwz1
glUZrxmRe1LRP2vlL6y812tXTqBmXHw+XrPRXZ3yM1HSMc3skXHjIVV1E+3/dNRIKM/p/7sISjUH
smQDbmEAPrWPLIJaeIVOSU61I2yER4Z30a/eWFaeY6APuUrKfKTwhWVznkmINmu6FzM9Y10r/HbY
u531XcC1DRqduLtePzBbd/qqAQ8JkDWSlANisZNVdfrLT21UpZB8V0MljI5GpfVeysEFH3GlfVA2
9JaHDyfystbuXfjC8MizVu5mu/WOXjjV+pVupNcZ0kVZ2S67xvHVo8dFER3X4wvN+p4yBk/njJnY
+o7mHZ2ZL+qilOTsvKWr+4qM5t6o/jsUC1Nc23i8hAl4CXCaqHSy0sdtFFb7ktXRQk4efSN2Alrm
xJ6Pp55iI3YkWRisnj8T5sAoJSxm+UNdykCu8FH6C018zPbjVU8uU14sGFoJyxu5rA4XBzTbLSpo
7rzilp0xPbMatwdwDJty9xeSmncSoYvqU1YpCbD7A1nJQYl+j+5ubip6EqfejIiUvT3NzdAxTwzE
D3lwQFm5Hex5R+6CxGtCh3bIwh/LYw+2QGMFGRQlBlPPF6hKut3nxyAxYg5e+wk1L3g7GXS5Rwnx
YAmPp6K1oB4SpPZXOOVzQ71RHhRWgK4Xl4lnyGquUPn3wSk8N97Pa1Yw4USYKGxzl1qpfYskGL8+
TmuryHGEl3HeRTNJIgFI6bIVW/f0zdDuGb8aOBnHGZtz2ckkZ7jI9M2BB6e+S0hRUp3gfqalGfaK
Xdjetio4QjUQNcZM7sqTYBDSBcqBeFdQk/csbcJM27yGsj3/9kR8H2uN/lvMcPZzGxmqSSZclx4s
2JB7yMANWMe1uOeGOlvy7w3rntaab2E89aRTuAB6Cn9wUtdzwQt7fR90KbZdWtxz9uKb2txHSKDq
fsrY02TiCpyTU02aJGZ+gq3zeWsoPPMXomuQFcxdoey9fmSvrr6kYz46wAqljojwiCNe6P3cq51K
pS1LRoIEjjZzR2HZdOOAGFY/QHFylroODC2Voz+NVD+HsAZt+ZQAb4pM3ts9Hc76Im2Tpf79IrQA
stZCn+/Yc3I3hBzwPCMf9pL2ePAOXaB/zyCmetYs5TECzR2BODq4AOyceSWqXoHe2QqeIH/fUg9H
cQrp+WV3jHZHNovUWVANDcv75vUwLCVD+u3PSCINJBTfdU6X2DgsJBdL9kxAEzwGI5AmvDMgY6pl
UBb1uWFt57YpBkj9kIgQupsUZfityw06AJyY2Yfaf0BH4ajji7xKJ4ru0Mp/hqakauwFr+anIqaU
SdwRBfZMFbN591rAei61cZJjSqJfPNPJl8jajFXFkzjRXdaf4LaUE7TVQLUBlGqxCicydkNzpp2X
BZbrURRLB2ptp1D59uAgTmgPlU61ovA9xxGatUlzj5/C8Za2Nw0RNkNBLh0lyyCGzHHfMDYaIxP5
XSCtvUCK7Lz86hIYqmNo+y8tTjI7ESi+8v103UlQNZoYGMVeL3ZWac/gThCBTxrnTPNp92whoFaC
RmT5OPtoh3B63psqxIQVi2hBHLt/zXKAXhHXeYQguRk6Nzv4B9SPmXg6FBVGkCh/pGiJm9ugmT8V
quW5GVOvt2f/3JSuA/dm7nxeh8CNbmsiynyC8OESziGX6LRfu3X+zWXOH8JGkWVmzed3gUmeqiWr
dSD/EhzWWYNGKGh8uFju8jI5FeqMCbtNrUHnhpNeF3QRhuUOIZG2F7CcEffoVJp96QJJbi8L4fGO
oxpd2LqwWTYPBSa4NzynpEBxjtWGiZJmSWmdT0XMxzZfWQKUrXq1ZX4ej/qqGDMyE178vJElMrL9
I1rLYBMUa/wRLr9vjKI71mqq683Gh+HSPyUzrTF5JtunU1wYtbJ4dwLFlACyCgci6NGDoNx8B9Vw
GgGjrEx+XdQWbvTRU3HjXasVP2XvtwcasZXd90zEECCCjfhBLxcN9xjaPLksh+0TAAs8Vxrj5Cqa
R8o4xMtlsgc6NBHPMCuShf3W+SPu+Th8vjTWBA3pmZzXBCZEgDLQQJNJ5xbrAnJ5BboNZ/38udxE
PTob3cHwzxs/ttqX7lslbTa/x2P5zv98/MrWZJKuPn0hTglKlPt1GQ9sDJKY5PkUTQoNoQvMHhN3
2GK4L2ThLyhrnQ+9IgmrH46XoY+n4IyZiXgUFYPfE3lX6wMI4fpGmhSsJr7RvLT3yMmCqR+HKB/3
AktIWNXDxOoh5QNpIU4Pioli4ehzA5pfjC4Ejdtor9S+ryx/brjYlipPL6q5TD2g1EU3ae3h2cjH
n4PG2wKf+GeH0KPevlM48j5UQQIhGx+E4IW0js3gxwQcFhpgrGwfwo3aKXPQJ1So9Wdr0yt+tWCx
r6+d9HkdBaIHDGMKSrzRDwN0hU2t/3bkxsdCs3b6sgvauiL4hksEl7TwIgDUw5AoGM4jGoKofsdQ
fKmoN4RcHscTVMPEWnGdjCVNLPNnl8u3bJ3U2ncqbG4+/6wzBQluPg8k2CRljgN70ectlOQ2PIfR
wBCm6rBaPj13EaDLW+MGSclSo9J5diGGU4M0a+rzTytBHyKSTJSkJZxS8wdkH+SvBtrxO53lF7GJ
9Zfc/7cKKyiBORa2D3fYKG6foCGT3nR3gF15lVg/9Y5Qtu5F2P1uRvgT9DCDFiyfHzZIcaqRJ6Bv
yxzaiIAZx/57rk+mWXJ3SRkQSzlqVOwnK3MQeUsoTa5VrZUeN8gvoIdiDRI8wwDwoUhPLJswIqvM
ecnCQtk7kZOCKHtRFzNCvuUqzbqB4/OLaGik5ECLmUbOUthKlmejSi6THFJrHVk48poJxvXdU05M
eWAKvymBP+UbzYEBuBF3rQTItw71BzjKUFbZFqZgm4KTcaQJm2S6PgrmqDuQPOu5Y67qljBL4K/k
wBGLh1ZAkNFILB7joTZT5skCwfumB9nyR0GtNnosarjaThtQsg25433sPtNOLGlWsspSHMGj2ePt
mZ1Ox/t9GqvjOfH8N8TlGcgrJaSlsWuCZb8KkX5YXGrYCX/1R6dPgwCY703K0MaHwutXgPPVZgQ1
p0LWGXayoEKZ7Q2D6Xq7bZfHHTRcoM+nwv66wrlBMLf5PZc3rKWv+mwXWD3EB6ORVDVcMBsn8m3K
pL8zCvtPjnjV7fkwRIRL/BDdPL1apTzY/vCFga56gRzGLkqzQzOYNcjbeKqCfeUlFNTAJGOVUagF
cFA5doj7uSmz4VcTmjzwudlC5ah3r5AwTTjFLkn7vIB/8omYIaV94lgI7M4isSapAZxVHm9CMT8p
CwP+wTAk/vYBF50IWIsZM5Cy4FWREAF/a7WAFVyfIQv9OCEgKlZJZsE5XxdpYaZFnWCe+qvGw1g3
gVc/F7cpMf6ISzru2VvwE6yl+ujukbYfVXyv3DfpmHOQ7ZO9GwsJyjY1phcNkFys4B822yymh2et
qBrbAKTTrCFH7aTZ7rSIG5HV2A957OoBR3qH8ZZOr1dKPxqgijgS4XRhKVrj76wRq1XFOi4CJEsU
aazACp4tJBdGidJ+xHVz4ld1gj7pkhGotLrXLWW7ZhOrKwAbIjPuZpclomYfxirrlwNw5dwXx/y3
v0kpfoMi20HrvFDuPY/aDq9zXpPRzjjkEm6LC3eSDjyDYUCE4MPhoipR6X530eIY43i+hryCXzMm
4v8shFzcIlJmWcUXWNKBpvxoueXV1lgV6IWBK1fA45b9DAoLX7CelT24jqZg6WQYw11FGu0GPZlj
wzXzgLwFwDVb5hO1CA9So2IVccHefS+QfEslGOxaZNzDMmluQ6Am2faCNtZ/dX11MkGP/ilpa+sz
V0e8SMvX4hOuS31pP3A3et2f1ys6ocoRkqkJJXYvYEGLqi9NLHeLeewNAJGpTElfTtziS+RcOri5
0CHnjJNC/+73nNL/r90449KxYc5YcqrsB/tTNEMx7nqSsWxrSi6hZUFQFtqWSgNEfGhdQ12nuQOZ
UtC7x2h7b+3XK9qccttOdpw12UUAWPooH1DUjaPCfFUJvcAv5M2jkC7YhN0FyyuUy4SYYJ9yeIqH
sZ1CrHmKHl9e0Rpqh+kRQjt15vaqgjV8843cY4hKZSCg7oMCMVA+hoeWVpP2Ag3BaIYXZ13J1Mip
yzvEwRnY/7TUVvhedzE6USyqf4mp6r/qgugc4676ZtqGZdGlfUgvKUb9/cOMAg77aiTFVe2lRvY5
/TKgASxKHpsWvnCSnZlUmb3l4T/YsDWByZmxNwp/errNyAvetetdoao2eohjRwKVBkSjYOhj2Ros
WJINiyo98cunadfMu1db/5OxNWs/7A69NIkKB3T50Hg9vfiJHJbsrMaFZKbcfG3FZvEEMFkpOazy
vjFRCQxH+M1XiZwEMp+bnlYBk4zqw6P/WFof+XXnpWXUjJkuGJ2Rpj0wXHqpu/+ihiPjP2N8OvaD
8wf4USTZ4WgcazHWbeU3UsL//5hHjL4XrRQbKQcouEDDGdwtSnzt9aM+HtX2jrlR5u2duI34znCy
+SL8o2QbzDqqvEisyLI0mKWV7roiAFI7NooHxcaE33LEB5poDaSUZT1crf7puUw4qwHX2N5k7bP0
R4EgUqNDaSGOnQqIIMfFG8DbI8wSXElLOOVX+DpfDBuKk5mi1x2656dAi5YPdGNjmt73GqOPTbmV
o7Vvzq95B26VN9h+uq6fAZsAj0H/IzuVeBW6j4LtnPeVIztrn2Hk/hhvI5C4VanWhNEXJlqrTgVv
XdcQuTCLnwwy4R9LACGXmT/mz7j14oQUeTMNlNCG265WLUxzzijWizrTwtXrrqHdfpJoLierQB0i
MvpLTV21GlGk4PNpcbqItCuacSbc8wDuxDdfUYIuK3xDPAsRuWmDELq4vAFk+PKz56mfJvKKRc/f
L2TcQEK2jpN6dzX1PblRB+94ixDieGPilus8YxjYU0aab9WcvY0b7pQgzU9qF126eIYnagJJFGCe
u4Kgr+Gf55zG8qpInCLk+lG2e5vSAniTXxHaV+hv5Sh/JwyT7bldaLZQEQVQEoL1PbcxSaLvUI8M
5h6xWiN5QYhFZiC5nXr5MaDN+rlVssMaqnhFCFVOucYMkCDvSZLfkcqC1YmGK0i9xQZqNusDCkX9
v3wr5s0tBEqGa8sz9z+lEuOgCsB5/WZZu4zwogBpMM0MxIPMT6QG3HvqkpeQsbslnlu7wOOHDY9l
i+XpsZE7INu3esobqEdTZdlVpbOhYb3WUiDEVOgE+WW+QGyQ3rQvigaXkZQ19JOFxGNNZW1NJBbU
7elWZP8UXKZ2nVxsv2WyOnrB9h3Rl3G+7TnCfUZ93J5EDGHRpMhvZhtWJfNs0HiVUcwzXboCqlT9
vcAhdfuNc681F/xZLrCdOoUQayFvYuerrvEY9ffarzVwYXX4Pr/qwL8rH313NpBlLC+lhFa32a1Y
BWzUG1QCWyUHMmgNdCEW8c/Mo4GT349Dm9wK6nUuPV161C2AsBxXknKSinSu3hvpYtgGm/QjYOwc
dk+oDdjERurfTvEVT9JZcLm324FM8YUSu2+pmt9pZ85vH9nuO4wZWakOwYq08bjTRRanNPeOsiHD
1wVCvFFwKx3+VVAx/j/5E1XB5/8/F5GthB3ox6zkBzmMMQOpUAg09gkROpILptu24IuW84HEWryt
X95D0hN3NME47u75sQH22L3hmVJvDk7n0VEbY5j3sfUeuXM7GscctlqX1mC/lbhJZAgPAilig9jX
Ru1YbZ9rPdYiRVNuaDM6OUFG1HudgLgXeY/LulSbgQLre9MxGPffujHkohunQ24xR76XGKzJ9r9f
qMwOezqYLR/BfnLGjBpvRpZsnbQAaALNGQptSTpEACm6F33mL6Jfv09qFZBnxyqRr0S+jB34DV/q
EG16HI19YoCyF+DEOYmPSwAt++J09LqRBDDCXpQsLAUj4TmIXMjhQ85MfjzZiXvyEdbsGUPvCDEG
/hk/CQ8GGyA/LSEVkb72E1dp8eouHlDqSfO/osmppyfdg0b3xz/y2fm56meZuxJ8I4Q9dgSa9shi
U61DFVz4rM2CsTo6e/pM1kZav9M8JN0LrDSuRtsQwnnkf8T/JAeGU4JhMiIKN9XqJhZDmZ8B0CtE
t4Y/tSUMXWP4k6fFGNyG7v2wcorK1iJ6TmaXyB2LsC56gFciAJEjbunCBGjMq9cazvQ2ZkSMACbx
+8JX/XraduA8PssP7AHkA4honiegqwG+XjdPZsHMz1SsH64rAFlEmoh1OVJNbB0Ykoi9tt85VPMp
BjEUlDXP7mYo/sTIOx0w/pmmsw27nXhrrhmECm/zo+2VEcGMd7F+ZOagQBmdcwSJbldEEIfKmS4n
PicpT58QGP28YqE6ncxUOrHU4Th9fYBVTTAzhcfLvGBQfx+s3y7A8fXMx6ltgBL7VBJwzBrvdhmm
gbvN7BMbU8tM5JOn4nD1vjnksrT4eu+GdXlkLDfJODoIzL+tCHg5Q8Pv8DA+V5ERuDh6JkEqp2Td
tTfCmE5lhn3pM5WOcUer6Ar3TYOnVXfxI5V3AOWn+pOFl5jVtXgxmeLzcWxgiJ25q+M8hpv0cujq
WPUfRkr1jGLcupXjlgzsH7EyBkLTG9DyhawEZvjkXFTB4f8YBEKTKMc0zrlI+llIditM+FNoXqL+
lbjagcM8tKtsW1Vw8Dm4ON5wZOZWYsVG5VaYJ1GTy8FHPpnbuXNUGR1Xw7xVxn1hiw1JlgwClBQ2
FCshAYRP/nXTNPGQswWpfy+nU6tMj5eG6CFerJUFdlUrT7XzAweeLjSVPGKpyCOq5hBUqqdhb6yF
2zZMOSjQxj4fKZhfnrj2HRS5QxRaDLjzaGy3If016YU0SxfhdXmzTRPx7tKEA5b2FszrvC6Ls/Js
gZu7xf3H7dFJXbvLV1SVtJoFs4ezac23JFJrae2IL8clIvy+Qu7ezZLmYZ4jTHs0cQL7JUpYPrzm
+/O1udoLwDpGt2BN/LCa8JsQojwzSIMHM6UasvxKtZvCpI13lTohRcyMpojOmWfJI4qTMMhrcsVp
lsUkemG6g1SozK3KkszFKQKgCmkQGHv5MRPNHpyFaEnFv7knqBcfT1IgtPtIeSfoXUw6ez/qNMY2
etiVkpGyshYBAlY/ZjqwE5R2VBpJjhTuAaluocAExdIU56sa6vgxR3OVCIf7jEadc5Rsd+f4yJCO
wL0pW29Ia9aEhiBlwKy5AJRWT59ozGKeMn+F9FYDyBmlTIpJcu55DnKJ511O5AnK0AucV8YQVH1b
cq9odbDYLUG7MpCs9evjrswzql5aKAOZ/PNnyABLlCGFH2rM12/DYS+s09jDJg+9EsaVJDJwd8Gh
mEWnSHUvgYtRxPdiVnapVLMwxp1wMmIj4dVSYradTY2hZ5xwtIkBITjJAdZH3qHO8zmC2S3kmlsE
U7n4+seYn94MYIAXuyomZHOGzFD4/VskBqF3rySjUMBX1ba9P8CyutOsAm3qbk5ILKSSmVW9PVJm
Gl8E51C4rlWIK/RbwmrFGWutvOmrJkamhTZzjSodf5jn13bnbqZmc+raKv7q7bOe8JiEI+e0puO+
1czJhXR7O0AnO7ME+StbvPQ7+9LA5RdoeqBgjXNareVO8Jp0wl8TS7Ejeiw2nICRBwgS0b0KeHs2
bfw0acpdObPb1s5mKuat2BgWw1pKbw0UrWIGF+x/kOtWqqFZMakgbsnIaGPspK7bvTIMP0sxSRtD
TArRnLQPnMSkEZCKBnjWQFJsCU9Ai6qTTwOuIQZkHsUvLAS/zHPMvAV11CNzbJvbNIzubQRPdu4E
IsAYU3ra2d4RJ50bGdJ5Inh3sykKgYcKGXuL902yHO4xD84McjqJbO0wk6/LgG07/hZoG8O+cQOR
k4yekh9ua1ffNGH4Q8OhY4/umSzD6sIVmSN+JDlc1VlR89YhTB18vAk+tnMG4pLrAy+sArb5Auwm
zRYxD1Q3hJe1bwJ7iPZDYrAKzPCAWZaIfq0egGQAQ2AeHtpRdJ8q2MwCOFl+xIPCh4RhxIfmqjAg
F27V7Tvc+cyenYgvV6dh3qT5gn1qpdm4PdHXNfxuDXP6Eq48DfNnDIYxsq7du+CUwcaH4YRO7BaH
AfUUDqCwpIfpdgOSgE6oZ43KYh+GbNTCCZNk+ZrlOhfkxAicXV/C4fJ/U+vA6OI0cllo69jKcG8e
BTzQLjV4o4CvrsLYhigOotMC2kzXbmpiVaxjpzHhnTnArgu3QpndRn0IgciywsI4SmQOPSrfzHxz
LORfJTs/NDyYIgkarkN2Iy1EVNz1nOzgJm7Wt935phlx5dQZzX/CPeEBUsamK4vBwJrQbyBJXLNt
wgY/DR/8rVSfYSDGhLDMZ1gqrxgjm57uM0JoHjh7kvVUBkU+3X3TEQoo+kaP2zDSeBiZyzgc0mj+
UjXSgTruJq8tGes91zfE2ZKkRaVg6bblVpfUu44517ES7GCyxrazzoD2u5YJLqK/GENFbl1QL2Pt
jYUVELbMjIP8OAcoMkxs/LOVg9sEGIilajS/PvLDksHe5dK2V54l597HNhNhYB0w1VtsMQcXlp9B
E3UfYexTCD3fyD0+CLnhIZdCFCXZ6J11jUOHzB7nzvnVGsZrwmzH3/KjMnt/YCL1tN+p2X0mxqWa
f05zpiVqCXHht07kjL7xyK7U5eDSL8gBmrVSd26AcjFH0wWpn5LgbLqvujEYQPKkMq/c+xcippML
vyFxyobDjVFLxBiF7quoS8mulbBLMhsj2jb912omIsroWODhkifWTG/HEwNHcy0o/x/cPdU07k3K
TciBb5zZcB9OFnkY4ptCxMvXoK3Ig+FqyKh7KJ7fkAhrlgPhB6j8nOful3FCBN7Gkvx5Bc9Gwptj
VygwyrtCLorIRsh+gOzSpH59T+uVggmFIyw2fosT66qo/EkMSyMI8HX8bJ+Y/eH0VR5cbb0GJ7ST
Fbq4l8vuNICJ7rfh9BvLOvdplmORtrrwlD9Ebr13GVhYGdakBUDDEmcO8iviQi9elPbC4ponuUpi
vzgH+eKkAvXDLz7bKQAkbjJm53Z8uPb+eRF5IlYBulJzeL3lb0uRnkOo03DtzfTnFczJ8meA+g64
qxDyb903+SisLyw5T1848yK5c9wSbibnURXtYivTfp1oS0eySqqV9fTYlNRa8i3O12WXD4UaUef7
OUZ6KYxERAOzH6xyaZZ67WZwKGrmugRVlsqFciiasQmhhgdL05iQoOXt/KFMSFfJLDL/Y/Cv+5Fv
AAwFFvO27iOpATgQjp6bCLQWqdFbTVpCj+sdsBv5ojqf9qF12hAn53VTy3IthkqQRcsKJJpvuGaz
XVFeukQZLyygurG6HYgb3oXm/hsxixOV7PCqIOiC+drxcag3TPHxshUzoZwfRpZdkBK5kmhfKAJP
wfeXdjD/HiQyZwUTCHhtEQEFNTeka3EoNI7OeQ6fhCrHZszYJ/gDkQ7ZXspRBadVoPFc9aVKZSoK
uZFjCsD543v9vX2XnTGcxK55XzceL1XwLHOG1jNVfRhD0/Oh7iIcR9or6gz6t1Xl5deyxpw1o39G
tpHLEojZfV/fZavbudda+T+oH6sht+lcwcJUuAAkINbjBsCCcm+CX1tYvwbure6r03JpSSQsebHG
9y+Cx/a90W0yKj4rUzbNYUAkHazSSRDs7i7KuNhDCwoubZqp5rE1tKEmXeLtpaNzilMfSVNPKRaB
5I97gZNTF297GxZJM6vGPfFeCmnEzc099VXR+uTg3rYGQdy+AlIlIa/nrTuCuz5wc9uMRqRqHQFf
ZLyS3YZf9E2MEv13q9Mya/bnE9gD1XTmLXmLdyopL7s909YhOPANnk7uDHxEkzhYGj1ruj2HBAu5
CQ23WFpoob2pSxCpVYYioclovMBKQQKeotaU5IYK2jyIuHLtd7i7VpOfxuIgj3w2DBVolQj/cAnc
/T5V38m/2hHEUDoL8oOzDjHM/0uzqS+f0vEam9VyXxstg613IpFI0zdYiqnfgMsbPys2Q94ofj08
iFR9AEQCBj6+Vm/UqGKYQHxSZzhC7ywMCOiUhhIjwIk1LyEJOP3LDa5b2d9CL1hpboiLvx5m0xAD
BFgCS4Eou2Ee4h4a59W6B801+DpSbsrkLHWCcUAFktoDPRcncw/CNm0e33dd2TDkqKjozEYvf44+
nN78bnmJ/VCvTwHWO3mtvBSrxIBsi01+8NNVUPH1Oa54suAOkTZtq5u/IAngwaKthtr6NIL+Rszu
tZH9+ibC8IVb4I7OjoMdcI2/hXKuVdAEKy2c3Zwc8lyYWl0qqKa2rZIcAHTE+Zw83YG9WbGoz5ty
QTtPc9x1StKBZIg+gYxRSe5EmLcdmbFbL5JQLS3hHrLzpyqJ6Wm8JLQ261JWIhi8vjIfyn22B+1m
BmL6QOPMARFriAwqSsO4Ggst5KL+ZpO1tk9DaRpD+JZ/h+1kF3HyoECO3meYZiyxh3Vm1dE94vpA
C4wK1fABFH65qEhn2tvAx+DM0Z4+L3EM5kATnEz56F+p+qpsgFk4xTp8PSIPS66AKuOFEIeC63Dg
pUk7eu7TcXg2fgJNA6srEASbeuPS2+twh1Xo9wVqTGuqWlRwbY3GDe+vhAZSEkWw0GNLWL6twhJ5
xSfmQ/6OmhixqjkRZskx5tIjMWggTX6FUUc6sodSEyz+ZDc19P4l69wfdK+QjvSYqZQi6BkFo9wN
36sGMQ53aAGACGAUBHyASsfxxBZ0QPdLPjhH4/OB60hO7+ymYoS5yBRA8BaBan1xUgvqtU1Zvo2O
/qlfuNR1n+Y0rQnKvltpTQGgDAtw7m1z1CtySKsIWK6OfLE7cEZsl8abte5+zrDIxaSf/VHpk52q
wUjhlqM/5oavlSmwlh1WNI/9X7BGdsMyZz4AV3CcbZvNv7v9ZwyEG6lgZsAqXUrwNOA27EHeQhtE
9XfdoTstSanc8kYKvAO1jsnLMBjt+DxqL5CdKy2NLBzW54H6sgj4k9c+A3P01ZFHIZvGhlUfvJme
rPv1jlTelt6UiD5VQNZt4tGX85jN06/bmDOyI9DDwlLM0d8xQyGQSIXQeFpyNycjAyW+rsEBAYpG
qEzAjrEiHFoZ1QotoVQGVv3jcFTu4aegt+sSsQkub1BRqTx5fK2adQCK6giI8lxxGQ2OKk+hRRo8
3L8Vj6A1o1TsNjWuKR5BME20RdQPhMUZ8zn7qlRs9b+bID0XgvvFD8Rtvr3Zcz6Kf4zvN5nnh5bi
9Mu6+zfc5SlhkuRKMaaxmjSnt4MZKbvHIpMBSwE8Se4LEy23j49h69t9r+wgIXAUCsfvY/BNnQUn
4o+Mx2ed++3QmdapFsjcZc1cmJG/DEG3Xvyl+HHj2X9T9kobjjb6g69KA0uT0TMFzUFRVgNT5Cm6
qiIuIIqYsPu/zXMDTeVdYroYQy61MBWcXHeiMJPazCK8OMei4ZSC41Xu9Ke2m+9tCy30EYvGcwkM
W1dEbUC0juQP/wS74Mpew2K79lWpMztVJQ3Sjm+vbk37pHMnc/ibvBTppHzMBkcMRhYnI3sgYZsF
EvC7KFulBkFMzIvxWdxXFys2Rhnh/Prlhgf30aNLRTitHgp/4vHIwvdPVMXrHapD1dHhDrBiiA0A
MtnP1zp5y38SXtLf53IsvG3NEKi8C6pKdwmunaCUrOS5WTxB+45DMgHX/vzj+wOLtpi0cKMNtMRo
sEYgLF94l6sGmIHHcL57+aqjXKZVIpx5PqLrD3gbCFcQXZHD3IWGKn5FP4Ql0bSo9F3SqgM+PoSU
mN1EfrGIEMAmcE65Ejh3qTmeJHAuI1TvfKfsPg03SWu1lQUDTZ/c/IJKzb1RDqHmreaN5TqRQx7X
5LIo4kYnSfK/xPh5DtAcfJZ8lmVgKAt6QZ0bqTTDBvO3obXIw7bnucW1l3aFXTPeZKg3FaA2JNSG
tFhjEV6jSxC6xV/cIkt+/AGqisE9gcCNa/UdfFNpBzba6ZUQyEc+fBFJlZ0e4KMF11ew20KA42SG
10WB1/3vW6sjuSvpoFWXeuCeu2fLrYpzU+2BHIWiiLLViBtYdhpjB6TZ20EHqD5SV34gKWzC7enV
MMtla71wlX97FC/S1VwRs67QCs0MgDYwtTpE1OFuzq2ymiKwvrB2UBySin9WzJ7udjSr3UW7tHWC
P4aocCqocl4g83w9R4SvB5Hps6BQDODdVzjuaufSEHMJ6Ugpdw2CJTdxH3ex3FMSKrShLhJSrfFe
Zk7/jZBrpXuMjSgSlAalE1NoBbILco9Glpj8au7wKi8PJdp3zofhwnAeoiBGbSlPcbk0gd02u1Xx
r9oClgbSWqLnZE6oiCOm+clmgqJjz9oiDh4XVaGRCTJ9x1BNE40b/HlmRNRA9+sMxrH2VQ98w7DZ
MajCJFQGKK9N1mYiuY6XqRKKbJuZoAom/0ecWY/gle5jXitc6kmIx3QBVZHNijWEuCGMoj7xL5J+
IOeqFoTX8BhBS2Vrw+an4bma4iGf/9LxHVJkARJefGyRrYlQLBZfv1nOm3GJRtcpdXOlwlPZobwA
NNdF8Q2bUY1vvOOXQ9A8y0iycw7czK6tLV2xHYd7KRc2L+HK+h2OsRj2K7VLSps2XDZ2InS7r4oA
Y0mymwRPGJebGQTCtI5Cs+z0+Vt0XM+6fOsK5n03QzBUEuhDsgbY7We6XjLMt5Gktv4znea9Rz2u
oWgBLkag3gmwmBWB/8Lx3LngFEYVNAOgG7juVhcL1BfGhJAKN4UIcYtPw7vNfQDvzyWcYyokNMaZ
jJhMABND3Pz6Ogo+ZfZFxSqoeTNjpubbu5RT3nMgMlwBwdjgOZtvUaHiyKYZ/GKPkTy5Jhz3ojve
99B9nI5yGYkKmgZbdrvC16d7En1gf/Bo6f39EArhcrpbZ3P9IO7M1pnU6AyJVTjdMlJWiJTIyryV
PD9usLnsDSHex/czXrwTgJN7FDIVpwCL1Hr/goMgO2iDFk951lEQF2eSYAPYcKltLSY+uGQmnRcb
2P6enhGifRucF2y02BEXSEgEjR7hNX7mCziEaaFcz0TTTEMm41FQLpOXGnnUf/KvhJkHL8lTyKLb
u5i6T3GxtxCvYY6DUHFRFcIZE811ygpguGPc1BxrXYEkun/WnZfqBSsXe7mFLijz0v4Q7QkjzP0T
og5cudWdoOofWul1FaAdcfZNPiFMVy4JaXF566jZABAcYU4N99rsEFORCH8nO8EOqyrPX/fM0ASm
dED0Fnv91KpWDchxhWodqtBV4xcij/vExGwTAo/X7tWvcZ7EUf5m0rIOGGczfZQn613t5LYQw4Wu
ykeNkbiTKshZygXjJd0oDVuYZoaqeVOXY5X/cTq/CGvQjkfPe9h9OPtM9sd32WRkUM2awluIxzzv
U3247tcQMJ7IxCPJz8TSrsAwQMQdczcakUh8xIbQt6US9bR5xMA+OCDIw76AgGKpS7AmWkNd1TqV
ju8N/3RvpXSLLB1pBNTysyXOckS03uuEwoFc1uGXipybtPStNW5L218tTp4RA8pTSECywqs84lln
2584T/miKMTd1zQMMbSWezhPICDdI45s6ZLxR/DITBH1ecc3P//cqU4JWSMQU7/6A8NPvqu6XY+k
zep6Rkzuc3w6Hyyjb62V5Y/XAWBHKVNRaAbMEjslndSRMaq4wxmZodebdKXM6dsdGA/d0iOvPSGX
oP/GQ9nnGs9hcTs3UG51j5H1llJODPnVo3GVtXB5HlxsfvJVqlgVE5gJwMFJpbdnWWs4mfgZY0+b
IOHTGKIWdEvGqSCUqUfBNjKCoUr5ojjezwiEPQ9wwd48rYs35/rcxebLPb+x5UC6j+iqoHAC7/Ft
GYKaGQU1xwRpWi2z8fPf52grxa+Z4Pg1y2qUCNEaS7vvKWb232N8LS6BNrSoOU/5IvEE6CzQKhYp
uCiKZ0xMMyKKvIcfRtWb5Oe+CRG7BCEAIq7o1RQcQzM9boUJkUPEvGvJqFM0Efkxixz9+u0veit9
D/Ivkjas+Mc8YR8QP1mVAIbW5sG0BGAj+EwfLqZGo5kK/kR1hpoMvO5EmKiCIw1+uXsywIqypX55
shwnSd810N/PY/KYIz3C4tJ2lyQ0p+mSC8R9xVByCJjENTODcxqYbbvFs0m1OTeG8FaKrvRwFEjI
TFV/J+pOzDh1qBzA8XGV1uQkICnKI8uWK5wqW8a0bd0R9otzfrx7MMir8mXcC1R7Jw0wKkl6bcfk
gd+ZaINTfm3TpBVWwihPuYRRc7x3vVd8NdFNGuv7gZr8cII5xrhDZySKMn+XUCdlmlmWbquGb9++
bIqPxfNhateobsifYflnSW0R43d327saUz2lir3cFmuHsRSnBblkHJQzhKMXa3A8LHBEEFzTRx8a
pui7DzxCKJaJ7BrBZgveIh2PZxiIY07nVVHAbB/OBHKPZUVH2oebhOFIWjR8JcupUKkkwJOxyJaO
3to9ceO3s9zPkMoSnKc+W92mtT+f2h7X9sm9ek28VByvMUBZKAdfKgb/8iLAZs2/0B2Vzz34suWw
Aiv8WOkwPyEsMXfuTikWC9k3zvYmfmf9Cw+Ks1Z6e+I37Ld15UwGFKarRg4M6U2t9p4YPg8KfIIG
OaIQJ9y2ha1RQmVdcxrLF1NIz2w/lNjG/nwkYw7+0stkd6L0dXVvkdQgbBI5eqYJAb5zjh6woHPe
l2Mw1BdysyARKycsptbJwwvrjzKcUnBPwt8o1/Xq6bsGDP9VktiZzMEXuwU9bre/CNk1oUxS4Qur
UNW67GxhMobsuXpJn8rJTNgFN46scYR4UQMlXXhx82F6iIAbk6xiOYXGrGqAY/fiu3nmHOsJ4cf8
3ehNzqIiL4ImlwC4O+XO+wPT/8w7Be1/skmAdhw37ZRpsz1Z9b/eZjypp4ygmpy6nnJJpd75HLsR
bMwk39ELDLuuFdJ6ZWkZQIcXGOzOZAEpXeadY06zDDusPcjY40CdTOOPKuVS+mw2q+pHe1SmoY3y
ijf4nJvHezWEJZBOxojH8qXKTHfPVg2qg3b8HAjXa8RSXmoF7sCi/s2tKRY+GLX6FCPc3AWcx1vU
LL5Poe2DMj/VPjPW56apYvSZ/5SqzRO/SoFx3sA/xk8fIuK+ps3id8TH5xke/8GD0p67HHgo5hry
eMzAX0fMhvwc9EWYOFnIQzZpyIyreQ0lcVSj6Zs8i/BQdzZOxbWgnuZzrY3ilH+MCgUV3EflSxcP
3AHN8Fy/mt5XGILS7U7s/5r6zsrdy9Kl8VL0V+SbujiBrr9VFr9xK+FEnMwaH5fR1WjgSgPI2omL
ZgMEFYos4/8/6B/NQZ/fif5RwlNraJVREW1iqSHQi0R5kwZFoFFXm6CWiko3o/audSibLa6mZoea
LXO+FASaRDxvoYIu9XsXIw1wFlB6xWEvh4zizh8qMeKmr2oFIylRxknzDPDnKIUmYE+o3Gqkagyu
0Y1+67syaetBp2vxaSBWtFzMTrJ7ebFIpPT/AUEgyVwpsJ7G2EzJg5/X1dfWSyhOEYMo4Zu4Xn/O
ZzleSAH1oLDUTC7loZmYX3LCGh7U/EFNE/xMjVgSCNlxbjfzNX3wcwF2nGWrl/F9lUoNZaxLk7xp
F89GoEJ/FboGO8RHkvcB45ro99xrQJbdbS50IEiUcXn7oEelwdP6jzLE4oQMyCCZiLuL7UwrfiYc
+c7BvGHizPgAKO/n/BSLDJOXNN+Mr9WiDu69I98dFoBnkAmz3JFUORnv1ZE+PbJAq0pU0qxdO2Ho
TGE5neaYQpqgEKmw8r8VpDrsseIfXDZjCR5zorzERz9lFV0UxERsu2v0XBQtyocjYYGLog7d/Ku3
D+ULGSdC0hRrIBFprU104wO7yJLRb989AWRMQSmzWMjnVXBb4c3Q6F5ex6Uvcx7qErJ5FClnU9dX
47DKLJZMHVc36UfpL8yb98sIyLYs6zUdwSBWJVBDICtaziCoaV3yGktL4Th1VHuiORaWhWqSS2Tg
lM3sVTNWIGYmhK5tvQ3pHP9LBP3EgShXt1bYpXj3s1d9Wnw8mUquQUW3aIxrixGzEwZ6oyrELlaT
Z4bdHLegVhWAwuQuRzen1ShBhbrbzgcJibp1+7XFcy147z3rsbVVsz+FnpofAtxeFhya09Kwca1J
sBWzNW+oBDfZ9rEEE5m1WPdMqHU+HP2c+nrt7rvjzy7+4RcbX+5b57qmJNbTGhB2zph9D1+0VUKi
czqTK7NjrO7nowqQ154piXhuXRgufwkPy+3J/iMhcz24OtmagWs7p6cK67C9aG/NWelwhQzFuDjS
9uI/Xm9iSBrdadB+lcsXUdkV8Qk+Robmem9j9oC1dB1t08l0lo6cWyc8sm8/mXvC/2gzrjvvsza4
b5GuDhSRObWPjpFcrCntSNv9Zf/Tk7RsPgWJiLd/lujutcg5iVsj0uISa1yzPSre01vyzXvZEVTI
X0M2QbkFnwqS+Dfz3wHbmclG3Rm4GW2aTU2LPT3nseAhCWnFwYRCjIy7COx8t7H49C2yEo4xKkw5
+AaIeCe8M4h60vtO5mxh9bymxIM9LrTxCxYv6+5tqUFc9bF9neAa/4/oysTJjIm/NGkIHVBn5td8
gSwKzEaj35FkIwsP/K4/gWTkb1Fu7kI798nU9wgUMJxcXMil3OaX2ktVKHfw0R1X4TzRRlkEhrlt
IsUQGtiU4PE955g9ggIDkwpPawMhRixL+3uuK/sFvB5b9DNPFaQ2+IyBwpuWkqLCBZzdxxC7YWvN
tbt63e1MibjSLStmO99+l5+rZ9E61zvrRdLaKeevL7g64WAcoTxFwstwIJiW6/aSDtpKSz5LAOR/
TvBhD2wnVkqnmr9rPFF/b0/Jt8511jrTLUCGuoIkBl6jLr1qB3Su/V0MAFVxNKpyVAcTiJTWCkDy
iJiq/kaAEHl4+LdCDRtl8nWU5R/CyhmozfmDetqxO0dFzQaFGL+Ww+GqWKsrNEm/oXdcVx43pHQi
3dNdQ3LSzT5wML2I500R8L89TMn5SwEw+bKXQB3HOrGaVCQ64E5CuFBBviT5lDrdrC+hLDsi1k8c
KMUFdMOhR823gPKeDkZI/Owlk/PDz/IVvk42z6RTrFIKN3/YVB+rxvW1dn5Qsitr1R3XhVGNXqu0
gCsHgx2T/oEhY5qL/uSTSsZJRlqituhTGAlxfzq2r/sjoyEg1YsN/R7f2BLrHBMX5Rb01qoUoAyE
Ytc0SLoMnDpYMMXsD1KYxbgQTFKYvN/p5D5nA1x0dolInV/MrI1pPQQX8W4se5VaBwyXvRntENOD
L3pKgSS/Hq/Uk9lF/euHFbYfBVd0bZPjV+mjI9PlmNyFW7VeJDvviXI7cJD43yNQ50CvAWhYbSWX
Tuslm536fKibLEKvigNziqdBiVg7ngLinVDfotSRBqlBUXnc3MQw59aVwBzM6vXBlLPAH9nQ1pht
DdQrInb7cX5OcPcIPToKitYLCs/0NKnuC7kl8PUVvBnE3aO+lEZtzg/AfrHr6878wfs9Bhf8pb3K
X0Or/B7q0q+f/vs+DV1I6agYZm5KcP/yGlrr+MUfg0xnlmlXtgMbhEFeELZX1ZQyPaqBBPedaI5Q
gBxZnm3iJYsy497m/ZDTISBC4yT8XLkg8jMUeWOHGfvGmUUxqy4v2Vqs99sjYbI794KPwIfLP8M7
GBZBEc93R74Z19UfNsYOlILqUdrAv5nxEGJ1wkKOo+k8oeCQGTn/RcMxVjwbMx6p2NhA7eO8zU7A
0KBUg3bQOehiFA0QY0ioV5O60oncfovA1ZKQDzt8/h8mgPgbkinJkHlUwmLGXcEYY7fB+sGn3QCQ
9RAkGO3Zr7RRERDdWWiymuojSBJ8SLpkqz/MCe8M5Hmuq2twLnngmesoU49IVx9ySkoKHzq1AVWn
s7haldnrFApEsmn8fMvq20Jm36BfZ8jg/arpnwOJtQUt/bLhh1d2p9cRZ9uLng7ICkjP3n35SBjT
EJ+RBuRcHDzB3r47J51VXoLwmNmhgn6XHbVviVvJQMZXewLoGI6G7veLUdRPtuZDgNZHpVt/zhZQ
83yu9yrSrFL40A9NuCyWhrZQ9+S7j/j/1aFGYda95CTwhPO2Tuf53Zr2wyfeuvmEUOHJNXW8a+Mi
TANvtAQ9gCEWZecZ5qFEeNCIcmo4gF5ziRUIDBUR/AIHojLeUgqXnPnybihptSXp6Yo+PyYpoM00
RsMFr+M1Cxo8rmqwuhEbTVY05Vaw7G3wsd4ipB+0BH1oFftuU/god6G3ShjrY3mDyVrXzuWBQrdP
NvtjTXYvoTieivJSZ5QPzS644aCr/0aJFZIq2Eoiy+weRlX5tji3urNYTSyvUifyCLor0nhsL1TA
MhnVw4+EHwJNUFCrV5YxGwsG6d9srD6OwNHeGt+QI1ml3EAUqaZxFdb7nPKJ4eCMo0lVJKBUV2ez
d5Coe4wZDQyZD5yCFWbTiy9rAz2nHvaQ31KtrYkx3gsI/EEez9pdNuXvHzeNCeu6voEO9Klk0pfe
nnT8XKqxw70rmczw6KDgcCLoFsuSLw1Pt9LTwurfFnI1PHSqbrxaXCJMR/OGq3nkfQHruH7OGusi
C1xjQOzAEqOQer2h7KYlekt973pimrmE+9mCuNQOGJCobo1XGV4I5r9kKvZeiQzcVx8v8hSOgL+f
1vqgkmPCWO45PcRiqb8owQQL/NZy/SfxKmqEpvLGsZ+MoQSiM2SV+OhpBpLQPV3er01CHbZs9/z3
hiJI+6+8mz39fLoKs4SxOj6OSgxMsTtKWt6+Reysf4JfV+J76omX/pfdqP0yg8nxGrOBfMTTGmw/
kHpRvnlE+1JqK3ou5pd+dtal+/VqA9XZ7fKeWBZVK796qxNiE25v8/MA4w8ULzvwHKXB801nI+IW
D2l1gkcmT0zspSjEd6dxZqcaVDWfWmNwJ3nP9ZC6KN1LAOf3iXoG20/LfDsVdGB6HeMusVZCO5bP
heqL6XaVYCygcch2DM4fLXiqaXENGxVspB6lYB42I4uiQ+u/ZkDqAxSyv7STwUKUkhPmcosunXyG
cSYlXpUBH/9iVcOHTuxFN2+mNdEyd2C4GwbwnZbFodhbiQE6QnSICe2oOrMk3wv6zegZTt3IdH2x
ae3YFJOfEUhIwCzvjqk8Fzp0Z61rGWwrmuH9kP9hbxcB+9jFc/IinWdXM3acg+6nr93FSiieeMeY
swBPHSZ7T+NG8J0hVfGPZayr7D2sODzmwGHPYwQjWcstn5xRENsSAMJbPE7/DaDFlitO089U2FDO
jwsFB2Ssslm+WR9XYb7+C9zxpZ/AB4Lusqzbn1nFzBmf0dQ8XtKmSqeklmJTCvFeqga+Fr7E6qvl
H20E7xWZynqMsHkNoUNgkvsBD7/7Gjw+v7O98pBE1ZyxdquF1yFMV9fTGvXxzWGfUCkaeTxYBsgi
+GWcI+KjaRaO1rOSv9vPvBg82ZKs/LkEyaIMYYPENTV6ciD4fHttVw7myOk3nX2NlKHpahwLTW1l
epc7iGMfOqRiBHYdJVkkCvPuWJaTUNAp6sYZ1zSZ2ON62TOolojGXWMABKWGctC3jKNKG58L4lOH
kPWVi4Yw4iCnfvBr0si5vWPAmZ6jrwpJIS0BYxaXGGYLXxeIlntu0bEOrP3psirKPeh2wpI0XVMP
yCP4Tb3cq73Xmy5mN5oXtujAaiPAtvIvuB37dGIB2qmQuu7JqDq5f7SdjCq9jWGK2Ej+945D58mi
WfO+rPexwyN5yxW5N7AevsWyYDlJShGl5K0mRVvG9/IGE8+2eVGy3aAdVF4qTONDFmN9HJbOGEig
p7izfUvarYWenxKZSpEU6ZrZQICLa8enRvaZAUCCZ4cjkPNk3GWolETEIRJbo3RjZ6qZuHHnPW8M
4agM0kFO55HCseUfsRObRvO0nNzUWmM++D9sgozWoA8PUQk3ypNmJbDA2nR/YJ8xLWjr9PgZVQYo
wPw5cnbv/gh00eAR4b/+1/VXf5azCL+me5T1EEhbO1DA9lF3rnO6dVwr5yHaFYpF/lQGp+OaGgCC
6DIXpqf7cRZaY/5AF5UZm9+0nn9/BOYmZvNDXBWKieJGuwv9lFW2YThc1m5wInrFrUB2gKkmlgDB
hh0es9eC+vqCALTVxmFamGdvMT1sHniwFfFtak+DZUF8WpdWugTN5FAtRLh6C2MxBtRyLsWTibpM
LQ+7cpFcsg2KbuXVS771Co1sOrB9vBpStd/P0rWArS3mSRpY2YN524uendGyt017SdtdqOdJCCze
4nK81PNz7r/ypyBRgB7ifmQIzObnJRyOjVS60QJjFXYgaqawJzuY/3CCaltHu2OAXAgIlmIhuNfM
Ub4Zq/yTvE599DxJegdm+6WGooIMhv3lVN0liA==
`protect end_protected
| mit | b88805ba380927fd850c88de23296379 | 0.943593 | 1.869026 | false | false | false | false |
joalcava/sparcv8-monocicle | control_unit.vhd | 1 | 12,657 | library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity control_unit is
Port (
op : in STD_LOGIC_VECTOR (1 downto 0);
op2 : in STD_LOGIC_VECTOR (2 downto 0);
op3 : in STD_LOGIC_VECTOR (5 downto 0);
icc : in STD_LOGIC_VECTOR (3 downto 0);
cond: in STD_LOGIC_VECTOR (3 downto 0);
Aluop: out STD_LOGIC_VECTOR (5 downto 0);
wrenDM: out STD_LOGIC;
RFSource: out STD_LOGIC_VECTOR(1 downto 0);
PCSource: out STD_LOGIC_VECTOR(1 downto 0);
RFdest: out STD_LOGIC;
write_enable : out STD_LOGIC);
end control_unit;
architecture arq_UnidadControl of control_unit is
begin
process(op,op2,op3,icc,cond)
begin
if(op = "01") then --CALL
PCSource<= "01";--PC + disp30
write_enable <= '1';--Permitimos guardar datos en RF (Valor actual de PC)
RFSource<= "10";--Elegimos PC
RFdest<='1';--Se debe elegir el O7 en el RF
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
else
if(op= "00") then
if(op2= "010") then
case cond is
when "1000" => --Branch Always
PCSource<= "10";--PC + seu(disp22)
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
when "1001" => --Branch on Not Equal
if(not(icc(2)) = '1') then --not z
PCSource<= "10";--PC + seu(disp22)
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
else
PCSource<= "11";--PC + 1
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
end if;
when "0001" => --Branch on Equal
if(icc(2) = '1') then
PCSource<= "10";--PC + seu(disp22)
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
else
PCSource<= "11";--PC + 1
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
end if;
when "1010" => --Branch on Greater
if((not(icc(2) or (icc(3) xor icc(1)))) = '1') then --not(Z or (N xor V))
PCSource<= "10";--PC + seu(disp22)
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
else
PCSource<= "11";--PC + 1
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
end if;
when "0010" => --Branch on Less or Equal
if((icc(2) or (icc(3) xor icc(1))) = '1') then --Z or (N xor V)
PCSource<= "10";--PC + seu(disp22)
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
else
PCSource<= "11";--PC + 1
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
end if;
when "1011" => -- Branch on Greater or Equal
if((not(icc(3) xor icc(1))) = '1') then --not (N xor V)
PCSource<= "10";--PC + seu(disp22)
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
else
PCSource<= "11";--PC + 1
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
end if;
when "0011" => --Branch on Less
if((icc(3) xor icc(1)) = '1') then -- (N xor V)
PCSource<= "10";--PC + seu(disp22)
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
else
PCSource<= "11";--PC + 1
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
end if;
when others =>
PCSource<= "11";--PC + PCaddress
write_enable <= '0';--No Permitimos guardar datos en RF
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
end case;
elsif(op2 = "100") then --NOP
PCSource<= "11";--PC + 1
write_enable <= '0';--No Permitimos guardar datos en RF (Valor actual de PC)
RFSource<= "00";--Elegimos aluresult
RFdest<='0';--Se debe elegir nRd
wrenDM <= '0';--No escribimos en DM
Aluop <= "111111";--No hacemos operaciones aritmetico logicas
end if;
elsif(op = "10")then
case op3 is
when "000000" => -- ADD
Aluop <= "000000";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "010000" => --ADDcc
Aluop <= "001000";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "001000" => --ADDX
Aluop <= "001010";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "011000" => --ADDXcc
Aluop <= "001011";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "000100" => -- SUB
Aluop <= "000001";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "010100" => -- SUBcc
Aluop <= "001001";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "001100" => -- SUBX
Aluop <= "001100";
write_enable <= '1';
RFSource<= "00";
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "011100" => -- SUBXcc
Aluop <= "001101";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "000001" => -- AND
Aluop <= "000011";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "010001" => -- ANDcc
Aluop <= "001111";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "000101" => --ANDN
Aluop <= "000110";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
when "010101" => --ANDNcc
Aluop <= "010001";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "000010" => -- OR
Aluop <= "000010";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "010010" => -- ORcc
Aluop <= "001110";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "000110" => --ORN
Aluop <= "000101";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "010110" => --ORNcc
Aluop <= "010010";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "000011" => -- XOR
Aluop <= "000100";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "010011" => -- XORcc
Aluop <= "010000";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "000111" => -- XNOR
Aluop <= "000111";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "010111" => -- XNORcc
Aluop <= "010011";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "111100" => -- SAVE
Aluop <= "000000";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "111101" => -- RESTORE
Aluop <= "000000";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "111000" => --JMPL
Aluop <= "000000";
write_enable <= '1';
wrenDM <= '0';
RFSource<= "10";
PCSource<= "00";--PC calculada
RFdest<='0';--Se debe elegir el nrd en el RF
when "100101" => --SLL
Aluop <= "010100";
write_enable <= '0';
wrenDM <= '0';
RFSource<= "10";
PCSource<= "00";
RFdest<='0';
when "100110" => --SRL
Aluop <= "010101";
write_enable <= '0';
wrenDM <= '0';
RFSource<= "10";
PCSource<= "00";
RFdest<='0';
when others => --En otros casos desconocidos
Aluop <= "111111";
write_enable <= '0';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
end case;
elsif(OP = "11") then
case op3 is
when "000100" => --SW
Aluop <= "000000";
write_enable <= '0';
wrenDM <= '1';--Habilitamos la escritura en el DM
RFSource <= "00";
PCSource <= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
when "000000" => --LW
Aluop <= "000000";
write_enable <= '1';--Habilitamos la escritura en el RF
wrenDM <= '0';--Si no habilitamos la escritura, es porque vamos a leer
RFSource <= "01";
PCSource <= "11";--Se salta a PC + 1
RFdest <='0';--Se debe elegir el nrd en el RF
when others =>
Aluop <= "000000";
write_enable <= '0';
wrenDM <= '0';
RFSource<= "00";
PCSource<= "11";--Se salta a PC + 1
RFdest<='0';--Se debe elegir el nrd en el RF
end case;
end if;
end if;
end process;
end arq_UnidadControl;
| gpl-3.0 | f4536f822ec50b8eadf707bf992ac871 | 0.547523 | 3.460087 | false | false | false | false |
chrreisinger/OpenVC | document/Masterarbeit/src/astTransformation2To.vhd | 1 | 152 | case expression is
when choiceList1 => target := expr1;
when choiceList2 => target := expr2;
...
when choiceListN => target := exprN;
end case;
| gpl-3.0 | 8fe3cbeb3b6149de8030514f5269c77b | 0.664474 | 3.534884 | false | false | false | false |
kennethlyn/fpga-image-example | hdl_nodes/adder_2_to_1/adder_2_to_1.srcs/sources_1/dyplo_user_logic_adder_2_to_1.vhd | 1 | 4,369 | -- File: dyplo_user_logic_adder_2_to_1.vhd
--
-- � COPYRIGHT 2014 TOPIC EMBEDDED PRODUCTS B.V. ALL RIGHTS RESERVED.
--
-- This file contains confidential and proprietary information of
-- Topic Embedded Products B.V. and is protected under Dutch and
-- International copyright and other international intellectual property laws.
--
-- Disclaimer
--
-- This disclaimer is not a license and does not grant any rights to the
-- materials distributed herewith. Except as otherwise provided in a valid
-- license issued to you by Topic Embedded Products B.V., and to the maximum
-- extend permitted by applicable law:
--
-- 1. Dyplo is furnished on an �as is�, as available basis. Topic makes no
-- warranty, express or implied, with respect to the capability of Dyplo. All
-- warranties of any type, express or implied, including the warranties of
-- merchantability, fitness for a particular purpose and non-infringement of
-- third party rights are expressly disclaimed.
--
-- 2. Topic�s maximum total liability shall be limited to general money
-- damages in an amount not to exceed the total amount paid for in the year
-- in which the damages have occurred. Under no circumstances including
-- negligence shall Topic be liable for direct, indirect, incidental, special,
-- consequential or punitive damages, or for loss of profits, revenue, or data,
-- that are directly or indirectly related to the use of, or the inability to
-- access and use Dyplo and related services, whether in an action in contract,
-- tort, product liability, strict liability, statute or otherwise even if
-- Topic has been advised of the possibility of those damages.
--
-- This copyright notice and disclaimer must be retained as part of this file at all times.
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library dyplo_hdl_node_lib;
use dyplo_hdl_node_lib.hdl_node_package.all;
use dyplo_hdl_node_lib.hdl_node_user_params.all;
entity dyplo_user_logic_adder_2_to_1 is
generic(
INPUT_STREAMS : integer := 4;
OUTPUT_STREAMS : integer := 4
);
port(
-- Processor bus interface
dab_clk : in std_logic;
dab_rst : in std_logic;
dab_addr : in std_logic_vector(15 DOWNTO 0);
dab_sel : in std_logic;
dab_wvalid : in std_logic;
dab_rvalid : in std_logic;
dab_wdata : in std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
dab_rdata : out std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
-- Streaming input interfaces
cin_tdata : in cin_tdata_ul_type;
cin_tvalid : in std_logic_vector(INPUT_STREAMS - 1 downto 0);
cin_tready : out std_logic_vector(INPUT_STREAMS - 1 downto 0);
cin_tlevel : in cin_tlevel_ul_type;
-- Streaming output interfaces
cout_tdata : out cout_tdata_ul_type;
cout_tvalid : out std_logic_vector(OUTPUT_STREAMS - 1 downto 0);
cout_tready : in std_logic_vector(OUTPUT_STREAMS - 1 downto 0);
-- Clock signals
user_clocks : in std_logic_vector(3 downto 0)
);
end dyplo_user_logic_adder_2_to_1;
architecture rtl of dyplo_user_logic_adder_2_to_1 is
type sm_calc_type is (RECEIVE, SEND);
signal sm_calc : sm_calc_type;
begin
process(dab_clk)
begin
if(rising_edge(dab_clk)) then
if(dab_rst = '1') then
cout_tdata <= (others => (others => '0'));
cout_tvalid <= (others => '0');
cin_tready <= (others => '0');
sm_calc <= RECEIVE;
else
case(sm_calc) is
when RECEIVE =>
if(cin_tvalid(0) = '1' and cin_tvalid(1) = '1') then
cin_tready(1 downto 0) <= "11";
cout_tdata(0) <= cin_tdata(0) + cin_tdata(1);
cout_tvalid(0) <= '1';
sm_calc <= SEND;
end if;
when SEND =>
cin_tready(1 downto 0) <= "00";
if(cout_tready(0) = '1') then
cout_tvalid(0) <= '0';
sm_calc <= RECEIVE;
end if;
end case;
end if;
end if;
end process;
end rtl;
| gpl-2.0 | c928851de6da0b24291434f98a6e8d74 | 0.612474 | 3.686391 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fadd.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 0;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FADD_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | d62f3309561709e3f7ab9f0e089e1052 | 0.567707 | 3.729005 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fslt_2AXI_2CACHE_WORDS.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 0;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 1;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 8;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 0;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 1;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FADD_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 1ebb6504a9727d5ed52dcfdeb3b66410 | 0.567707 | 3.729005 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip_wb_if.vhd | 1 | 11,200 | -------------------------------------------------------------------------------
--! @file nanofip_wb_if.vhd
--! @author Johannes Walter <[email protected]>
--! @copyright CERN TE-EPC-CCE
--! @date 2013-10-24
--! @brief NanoFIP Wishbone bus interface.
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;
--! @brief Entity declaration of nanofip_wb_if
--! @details
--! This component provides an interface for the NanoFIP Wishbone bus and
--! performs error detection for read and write cycles.
entity nanofip_wb_if is
generic (
--! Number of clock cycles before watchdog times out
watchdog_max_g : positive := 32);
port (
--! @name Clock and resets
--! @{
--! System clock
clk_i : in std_ulogic;
--! Asynchronous active-low reset
rst_asy_n_i : in std_ulogic;
--! Synchronous active-high reset
rst_syn_i : in std_ulogic;
--! @}
--! @name NanoFIP packet control signals
--! @{
--! VAR1_RDY from NanoFIP
var1_rdy_i : in std_ulogic;
--! VAR1_ACC to NanoFIP
var1_acc_o : out std_ulogic;
--! VAR2_RDY from NanoFIP
var2_rdy_i : in std_ulogic;
--! VAR2_ACC to NanoFIP
var2_acc_o : out std_ulogic;
--! VAR3_RDY from NanoFIP
var3_rdy_i : in std_ulogic;
--! VAR3_ACC to NanoFIP
var3_acc_o : out std_ulogic;
--! @}
--! @name NanoFIP Wishbone bus
--! @{
--! Clock
wb_clk_o : out std_ulogic;
--! Reset (active-high)
wb_rst_o : out std_ulogic;
--! Address
wb_addr_o : out std_ulogic_vector(9 downto 0);
--! Data input
wb_data_i : in std_ulogic_vector(7 downto 0);
--! Data output
wb_data_o : out std_ulogic_vector(7 downto 0);
--! Write enable
wb_we_o : out std_ulogic;
--! Strobe
wb_stb_o : out std_ulogic;
--! Cycle
wb_cyc_o : out std_ulogic;
--! Acknowledge
wb_ack_i : in std_ulogic;
--! @}
--! @name Receiver interface
--! @{
--! Signal that a VAR1 has been received
rx_var1_rdy_o : out std_ulogic;
--! Signal that a VAR2 has been received
rx_var2_rdy_o : out std_ulogic;
--! Select which VAR to access, 0 = VAR1, 1 = VAR2
rx_var_sel_i : in std_ulogic;
--! Read address
rx_addr_i : in std_ulogic_vector(6 downto 0);
--! Read enable
rx_en_i : in std_ulogic;
--! Read data output
rx_data_o : out std_ulogic_vector(7 downto 0);
--! Read data output enable
rx_data_en_o : out std_ulogic;
--! @}
--! @name Transmitter interface
--! @{
--! Indicate if VAR3 can be written
tx_rdy_o : out std_ulogic;
--! Write address
tx_addr_i : in std_ulogic_vector(6 downto 0);
--! Write enable
tx_en_i : in std_ulogic;
--! Write data input
tx_data_i : in std_ulogic_vector(7 downto 0);
--! Signal end of write operation
tx_done_o : out std_ulogic;
--! @}
--! @name Error flags
--! @{
--! Read-write collision
err_rw_coll_o : out std_ulogic;
--! Interface busy
err_bsy_o : out std_ulogic;
--! VAR not ready
err_not_rdy_o : out std_ulogic;
--! Wishbone bus acknowledge timeout
err_timeout_o : out std_ulogic);
--! @}
end entity nanofip_wb_if;
--! RTL implementation of nanofip_wb_if
architecture rtl of nanofip_wb_if is
---------------------------------------------------------------------------
-- Types and Constants
---------------------------------------------------------------------------
--! Most significant address bits for VAR1 and VAR2
constant var1_var2_addr_msbs_c : std_ulogic_vector(1 downto 0) := "00";
--! Most significant address bits for VAR3
constant var3_addr_msbs_c : std_ulogic_vector(2 downto 0) := "010";
---------------------------------------------------------------------------
--! @name Internal Registers
---------------------------------------------------------------------------
--! @{
signal var1_acc : std_ulogic;
signal var2_acc : std_ulogic;
signal var3_acc : std_ulogic;
signal addr : std_ulogic_vector(9 downto 0);
signal we : std_ulogic;
signal stb_cyc : std_ulogic;
signal rx_data : std_ulogic_vector(7 downto 0);
signal rx_data_en : std_ulogic;
signal tx_rdy : std_ulogic;
signal tx_data : std_ulogic_vector(7 downto 0);
signal tx_done : std_ulogic;
signal err_rw_coll : std_ulogic;
signal err_bsy : std_ulogic;
signal err_not_rdy : std_ulogic;
signal err_timeout : std_ulogic;
signal watchdog : unsigned(integer(ceil(log2(real(watchdog_max_g)))) - 1 downto 0);
--! @}
---------------------------------------------------------------------------
--! @name Internal Wires
---------------------------------------------------------------------------
--! @{
signal var1_rdy : std_ulogic;
signal var2_rdy : std_ulogic;
signal rx_not_rdy : std_ulogic;
signal tx_not_rdy : std_ulogic;
signal rx_en : std_ulogic;
signal tx_en : std_ulogic;
--! @}
begin -- architecture rtl
---------------------------------------------------------------------------
-- Outputs
---------------------------------------------------------------------------
var1_acc_o <= var1_acc;
var2_acc_o <= var2_acc;
var3_acc_o <= var3_acc;
wb_clk_o <= clk_i;
wb_rst_o <= rst_syn_i;
wb_addr_o <= addr;
wb_data_o <= tx_data;
wb_we_o <= we;
wb_stb_o <= stb_cyc;
wb_cyc_o <= stb_cyc;
rx_var1_rdy_o <= var1_rdy;
rx_var2_rdy_o <= var2_rdy;
rx_data_o <= rx_data;
rx_data_en_o <= rx_data_en;
tx_rdy_o <= tx_rdy;
tx_done_o <= tx_done;
err_rw_coll_o <= err_rw_coll;
err_bsy_o <= err_bsy;
err_not_rdy_o <= err_not_rdy;
err_timeout_o <= err_timeout;
---------------------------------------------------------------------------
-- Signal Assignments
---------------------------------------------------------------------------
-- Check for errors when variable is read
rx_not_rdy <= rx_en_i and (not var1_rdy_i) when rx_var_sel_i = '0' else
rx_en_i and (not var2_rdy_i) when rx_var_sel_i = '1' else
'0';
-- Check for errors when variable is written
tx_not_rdy <= tx_en_i and (not var3_rdy_i);
-- Check if variable to be read is ready
rx_en <= rx_en_i and var1_rdy_i and (not tx_en_i) when rx_var_sel_i = '0' else
rx_en_i and var2_rdy_i and (not tx_en_i) when rx_var_sel_i = '1' else
'0';
-- Check if variable to be written is ready
tx_en <= tx_en_i and var3_rdy_i and (not rx_en_i);
---------------------------------------------------------------------------
-- Instances
---------------------------------------------------------------------------
--! Detect rising edge of VAR1_RDY flag
var1_edge_detect_inst : entity work.edge_detector
generic map (
init_value_g => '0',
edge_type_g => 0,
hold_flag_g => false)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_asy_n_i,
rst_syn_i => rst_syn_i,
en_i => '1',
ack_i => '1',
sig_i => var1_rdy_i,
edge_o => var1_rdy);
--! Detect rising edge of VAR2_RDY flag
var2_edge_detect_inst : entity work.edge_detector
generic map (
init_value_g => '0',
edge_type_g => 0,
hold_flag_g => false)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_asy_n_i,
rst_syn_i => rst_syn_i,
en_i => '1',
ack_i => '1',
sig_i => var2_rdy_i,
edge_o => var2_rdy);
---------------------------------------------------------------------------
-- Registering
---------------------------------------------------------------------------
intf : process (clk_i, rst_asy_n_i) is
procedure reset is
begin
var1_acc <= '0';
var2_acc <= '0';
var3_acc <= '0';
addr <= (others => '0');
we <= '0';
stb_cyc <= '0';
rx_data <= (others => '0');
rx_data_en <= '0';
tx_rdy <= '0';
tx_data <= (others => '0');
tx_done <= '0';
err_rw_coll <= '0';
err_bsy <= '0';
err_not_rdy <= '0';
err_timeout <= '0';
watchdog <= to_unsigned(0, watchdog'length);
end procedure reset;
begin -- process intf
if rst_asy_n_i = '0' then
reset;
elsif rising_edge(clk_i) then
if rst_syn_i = '1' then
reset;
else
-- Default values for enable flags
rx_data_en <= '0';
tx_done <= '0';
-- Signal if VAR3 can be written
tx_rdy <= var3_rdy_i and (not stb_cyc);
-- Detect read-write collision
err_rw_coll <= rx_en_i and tx_en_i;
-- Detect access attempts during running cycle
err_bsy <= stb_cyc and (rx_en_i or tx_en_i);
-- Detect access attempt when NanoFIP is not ready
err_not_rdy <= rx_not_rdy or tx_not_rdy;
-- Default value for timeout error
err_timeout <= '0';
if stb_cyc = '0' then
-- Wishbone cycle is idle
if rx_en = '1' then
-- Read operation
addr <= var1_var2_addr_msbs_c & rx_var_sel_i & rx_addr_i;
we <= '0';
stb_cyc <= '1';
var1_acc <= not rx_var_sel_i;
var2_acc <= rx_var_sel_i;
elsif tx_en = '1' then
-- Write operation
addr <= var3_addr_msbs_c & tx_addr_i;
tx_data <= tx_data_i;
we <= '1';
stb_cyc <= '1';
var3_acc <= '1';
end if;
else
-- Wishbone cycle is running
-- Increment watchdog
watchdog <= watchdog + 1;
if wb_ack_i = '1' then
-- Received acknowledge
if we = '0' then
-- Save data after a read cycle
rx_data <= wb_data_i;
rx_data_en <= '1';
else
-- Signal success after a write cycle
tx_done <= '1';
end if;
-- Stop cycle
stb_cyc <= '0';
we <= '0';
var1_acc <= '0';
var2_acc <= '0';
var3_acc <= '0';
watchdog <= to_unsigned(0, watchdog'length);
elsif to_integer(watchdog) = watchdog_max_g - 1 then
-- Watchdog timed out
err_timeout <= '1';
stb_cyc <= '0';
we <= '0';
var1_acc <= '0';
var2_acc <= '0';
var3_acc <= '0';
watchdog <= to_unsigned(0, watchdog'length);
end if;
end if;
end if;
end if;
end process intf;
end architecture rtl;
| mit | 38faa933baeb8ff9a4fd6d58477da5b7 | 0.455714 | 3.682999 | false | false | false | false |
malkadi/FGPU | RTL/floating_point/fslt.vhd | 1 | 10,483 | -- (c) Copyright 1995-2016 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- DO NOT MODIFY THIS FILE.
-- IP VLNV: xilinx.com:ip:floating_point:7.1
-- IP Revision: 2
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY floating_point_v7_1_2;
USE floating_point_v7_1_2.floating_point_v7_1_2;
ENTITY fslt IS
PORT (
aclk : IN STD_LOGIC;
s_axis_a_tvalid : IN STD_LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_b_tvalid : IN STD_LOGIC;
s_axis_b_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axis_result_tvalid : OUT STD_LOGIC;
m_axis_result_tdata : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
);
END fslt;
ARCHITECTURE fslt_arch OF fslt IS
ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
ATTRIBUTE DowngradeIPIdentifiedWarnings OF fslt_arch: ARCHITECTURE IS "yes";
COMPONENT floating_point_v7_1_2 IS
GENERIC (
C_XDEVICEFAMILY : STRING;
C_HAS_ADD : INTEGER;
C_HAS_SUBTRACT : INTEGER;
C_HAS_MULTIPLY : INTEGER;
C_HAS_DIVIDE : INTEGER;
C_HAS_SQRT : INTEGER;
C_HAS_COMPARE : INTEGER;
C_HAS_FIX_TO_FLT : INTEGER;
C_HAS_FLT_TO_FIX : INTEGER;
C_HAS_FLT_TO_FLT : INTEGER;
C_HAS_RECIP : INTEGER;
C_HAS_RECIP_SQRT : INTEGER;
C_HAS_ABSOLUTE : INTEGER;
C_HAS_LOGARITHM : INTEGER;
C_HAS_EXPONENTIAL : INTEGER;
C_HAS_FMA : INTEGER;
C_HAS_FMS : INTEGER;
C_HAS_ACCUMULATOR_A : INTEGER;
C_HAS_ACCUMULATOR_S : INTEGER;
C_A_WIDTH : INTEGER;
C_A_FRACTION_WIDTH : INTEGER;
C_B_WIDTH : INTEGER;
C_B_FRACTION_WIDTH : INTEGER;
C_C_WIDTH : INTEGER;
C_C_FRACTION_WIDTH : INTEGER;
C_RESULT_WIDTH : INTEGER;
C_RESULT_FRACTION_WIDTH : INTEGER;
C_COMPARE_OPERATION : INTEGER;
C_LATENCY : INTEGER;
C_OPTIMIZATION : INTEGER;
C_MULT_USAGE : INTEGER;
C_BRAM_USAGE : INTEGER;
C_RATE : INTEGER;
C_ACCUM_INPUT_MSB : INTEGER;
C_ACCUM_MSB : INTEGER;
C_ACCUM_LSB : INTEGER;
C_HAS_UNDERFLOW : INTEGER;
C_HAS_OVERFLOW : INTEGER;
C_HAS_INVALID_OP : INTEGER;
C_HAS_DIVIDE_BY_ZERO : INTEGER;
C_HAS_ACCUM_OVERFLOW : INTEGER;
C_HAS_ACCUM_INPUT_OVERFLOW : INTEGER;
C_HAS_ACLKEN : INTEGER;
C_HAS_ARESETN : INTEGER;
C_THROTTLE_SCHEME : INTEGER;
C_HAS_A_TUSER : INTEGER;
C_HAS_A_TLAST : INTEGER;
C_HAS_B : INTEGER;
C_HAS_B_TUSER : INTEGER;
C_HAS_B_TLAST : INTEGER;
C_HAS_C : INTEGER;
C_HAS_C_TUSER : INTEGER;
C_HAS_C_TLAST : INTEGER;
C_HAS_OPERATION : INTEGER;
C_HAS_OPERATION_TUSER : INTEGER;
C_HAS_OPERATION_TLAST : INTEGER;
C_HAS_RESULT_TUSER : INTEGER;
C_HAS_RESULT_TLAST : INTEGER;
C_TLAST_RESOLUTION : INTEGER;
C_A_TDATA_WIDTH : INTEGER;
C_A_TUSER_WIDTH : INTEGER;
C_B_TDATA_WIDTH : INTEGER;
C_B_TUSER_WIDTH : INTEGER;
C_C_TDATA_WIDTH : INTEGER;
C_C_TUSER_WIDTH : INTEGER;
C_OPERATION_TDATA_WIDTH : INTEGER;
C_OPERATION_TUSER_WIDTH : INTEGER;
C_RESULT_TDATA_WIDTH : INTEGER;
C_RESULT_TUSER_WIDTH : INTEGER;
C_FIXED_DATA_UNSIGNED : INTEGER
);
PORT (
aclk : IN STD_LOGIC;
aclken : IN STD_LOGIC;
aresetn : IN STD_LOGIC;
s_axis_a_tvalid : IN STD_LOGIC;
s_axis_a_tready : OUT STD_LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_a_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_a_tlast : IN STD_LOGIC;
s_axis_b_tvalid : IN STD_LOGIC;
s_axis_b_tready : OUT STD_LOGIC;
s_axis_b_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_b_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_b_tlast : IN STD_LOGIC;
s_axis_c_tvalid : IN STD_LOGIC;
s_axis_c_tready : OUT STD_LOGIC;
s_axis_c_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_c_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_c_tlast : IN STD_LOGIC;
s_axis_operation_tvalid : IN STD_LOGIC;
s_axis_operation_tready : OUT STD_LOGIC;
s_axis_operation_tdata : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
s_axis_operation_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_operation_tlast : IN STD_LOGIC;
m_axis_result_tvalid : OUT STD_LOGIC;
m_axis_result_tready : IN STD_LOGIC;
m_axis_result_tdata : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
m_axis_result_tuser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axis_result_tlast : OUT STD_LOGIC
);
END COMPONENT floating_point_v7_1_2;
ATTRIBUTE X_INTERFACE_INFO : STRING;
ATTRIBUTE X_INTERFACE_INFO OF aclk: SIGNAL IS "xilinx.com:signal:clock:1.0 aclk_intf CLK";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_a_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_a_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_b_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_B TVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_b_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_B TDATA";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_result_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_result_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TDATA";
BEGIN
U0 : floating_point_v7_1_2
GENERIC MAP (
C_XDEVICEFAMILY => "zynq",
C_HAS_ADD => 0,
C_HAS_SUBTRACT => 0,
C_HAS_MULTIPLY => 0,
C_HAS_DIVIDE => 0,
C_HAS_SQRT => 0,
C_HAS_COMPARE => 1,
C_HAS_FIX_TO_FLT => 0,
C_HAS_FLT_TO_FIX => 0,
C_HAS_FLT_TO_FLT => 0,
C_HAS_RECIP => 0,
C_HAS_RECIP_SQRT => 0,
C_HAS_ABSOLUTE => 0,
C_HAS_LOGARITHM => 0,
C_HAS_EXPONENTIAL => 0,
C_HAS_FMA => 0,
C_HAS_FMS => 0,
C_HAS_ACCUMULATOR_A => 0,
C_HAS_ACCUMULATOR_S => 0,
C_A_WIDTH => 32,
C_A_FRACTION_WIDTH => 24,
C_B_WIDTH => 32,
C_B_FRACTION_WIDTH => 24,
C_C_WIDTH => 32,
C_C_FRACTION_WIDTH => 24,
C_RESULT_WIDTH => 1,
C_RESULT_FRACTION_WIDTH => 0,
C_COMPARE_OPERATION => 1,
C_LATENCY => 2,
C_OPTIMIZATION => 1,
C_MULT_USAGE => 0,
C_BRAM_USAGE => 0,
C_RATE => 1,
C_ACCUM_INPUT_MSB => 32,
C_ACCUM_MSB => 32,
C_ACCUM_LSB => -31,
C_HAS_UNDERFLOW => 0,
C_HAS_OVERFLOW => 0,
C_HAS_INVALID_OP => 0,
C_HAS_DIVIDE_BY_ZERO => 0,
C_HAS_ACCUM_OVERFLOW => 0,
C_HAS_ACCUM_INPUT_OVERFLOW => 0,
C_HAS_ACLKEN => 0,
C_HAS_ARESETN => 0,
C_THROTTLE_SCHEME => 3,
C_HAS_A_TUSER => 0,
C_HAS_A_TLAST => 0,
C_HAS_B => 1,
C_HAS_B_TUSER => 0,
C_HAS_B_TLAST => 0,
C_HAS_C => 0,
C_HAS_C_TUSER => 0,
C_HAS_C_TLAST => 0,
C_HAS_OPERATION => 0,
C_HAS_OPERATION_TUSER => 0,
C_HAS_OPERATION_TLAST => 0,
C_HAS_RESULT_TUSER => 0,
C_HAS_RESULT_TLAST => 0,
C_TLAST_RESOLUTION => 0,
C_A_TDATA_WIDTH => 32,
C_A_TUSER_WIDTH => 1,
C_B_TDATA_WIDTH => 32,
C_B_TUSER_WIDTH => 1,
C_C_TDATA_WIDTH => 32,
C_C_TUSER_WIDTH => 1,
C_OPERATION_TDATA_WIDTH => 8,
C_OPERATION_TUSER_WIDTH => 1,
C_RESULT_TDATA_WIDTH => 8,
C_RESULT_TUSER_WIDTH => 1,
C_FIXED_DATA_UNSIGNED => 0
)
PORT MAP (
aclk => aclk,
aclken => '1',
aresetn => '1',
s_axis_a_tvalid => s_axis_a_tvalid,
s_axis_a_tdata => s_axis_a_tdata,
s_axis_a_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_a_tlast => '0',
s_axis_b_tvalid => s_axis_b_tvalid,
s_axis_b_tdata => s_axis_b_tdata,
s_axis_b_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_b_tlast => '0',
s_axis_c_tvalid => '0',
s_axis_c_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 32)),
s_axis_c_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_c_tlast => '0',
s_axis_operation_tvalid => '0',
s_axis_operation_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 8)),
s_axis_operation_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_operation_tlast => '0',
m_axis_result_tvalid => m_axis_result_tvalid,
m_axis_result_tready => '0',
m_axis_result_tdata => m_axis_result_tdata
);
END fslt_arch;
| gpl-3.0 | d36c93ea028ffd7a627de4728c6a6ce0 | 0.628064 | 3.228519 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip/wf_dualram_512x8_clka_rd_clkb_wr.vhd | 1 | 8,330 | --_________________________________________________________________________________________________
-- |
-- |The nanoFIP| |
-- |
-- CERN,BE/CO-HT |
--________________________________________________________________________________________________|
--________________________________________________________________________________________________|
---------------------------------------------------------------------------------------------------
-- |
-- wf_dualram_512x8_clka_rd_clkb_wr |
-- |
---------------------------------------------------------------------------------------------------
-- File wf_dualram_512x8_clka_rd_clkb_wr.vhd |
-- |
-- Description The unit adds a layer over the dual port 512x8 memory, by disabling writing from |
-- one side and reading from the other. Finally from port A only reading is possible |
-- and from port B only writing. |
-- Commented in the unit is the memory triplication. Precision RadTol makes the |
-- triplication automatically; in Synplify the comments have to be removed. With the |
-- triplication each incoming byte is written at the same position in the three |
-- memories, whereas each outgoing one is the outcome of a majority voter. |
-- |
-- |
-- Authors Pablo Alvarez Sanchez ([email protected]) |
-- Evangelia Gousiou ([email protected]) |
-- Date 10/12/2010 |
-- Version v0.02 |
-- Depends on dualram_512x8.vhd |
---------------- |
-- Last changes |
-- 12/2010 v0.02 EG code cleaned-up+commented |
-- 11/2011 v0.03 EG removed generics! addr+data lgth already defined at the |
-- dualram_512x8 |
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE |
-- ------------------------------------ |
-- This source file is free software; you can redistribute it and/or modify it under the terms of |
-- the GNU Lesser General Public License as published by the Free Software Foundation; either |
-- version 2.1 of the License, or (at your option) any later version. |
-- This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; |
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
-- See the GNU Lesser General Public License for more details. |
-- You should have received a copy of the GNU Lesser General Public License along with this |
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html |
---------------------------------------------------------------------------------------------------
--=================================================================================================
-- Libraries & Packages
--=================================================================================================
-- Standard library
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- std_logic definitions
use IEEE.NUMERIC_STD.all; -- conversion functions
-- Specific library
library work;
use work.WF_PACKAGE.all; -- definitions of types, constants, entities
--=================================================================================================
-- Entity declaration for wf_dualram_512x8_clka_rd_clkb_wr
--=================================================================================================
entity wf_dualram_512x8_clka_rd_clkb_wr is port(
-- INPUTS
-- Inputs concerning port A
clk_porta_i : in std_logic;
addr_porta_i : in std_logic_vector (8 downto 0);
-- Inputs concerning port B
clk_portb_i : in std_logic;
addr_portb_i : in std_logic_vector (8 downto 0);
data_portb_i : in std_logic_vector (7 downto 0);
write_en_portb_i : in std_logic;
-- OUTPUT
-- Output concerning port A
data_porta_o : out std_logic_vector (7 downto 0));
end wf_dualram_512x8_clka_rd_clkb_wr;
--=================================================================================================
-- architecture declaration
--=================================================================================================
architecture syn of wf_dualram_512x8_clka_rd_clkb_wr is
signal s_one, s_rwB : std_logic;
signal s_zeros : std_logic_vector (7 downto 0);
--=================================================================================================
-- architecture begin
--=================================================================================================
begin
s_one <= '1';
s_zeros <= (others => '0');
s_rwB <= not write_en_portb_i;
---------------------------------------------------------------------------------------------------
-- Port A used for reading only, port B for writing only.
-- for triplication: G_memory_triplication: for I in 0 to 2 generate
DualRam : dualram_512x8
port map(
DINA => s_zeros,
ADDRA => addr_porta_i,
RWA => s_one,
CLKA => clk_porta_i,
DINB => data_portb_i,
ADDRB => addr_portb_i,
RWB => s_rwB,
CLKB => clk_portb_i,
RESETn => s_one,
DOUTA => data_porta_o, -- for triplication: s_data_o_A_array(I)
DOUTB => open);
-- end generate;
---------------------------------------------------------------------------------------------------
-- for triplication: Combinatorial Majority_Voter
-- for triplication: Majority_Voter: data_porta_o <= (s_data_o_A_array(0) and s_data_o_A_array(1)) or
-- (s_data_o_A_array(1) and s_data_o_A_array(2)) or
-- (s_data_o_A_array(2) and s_data_o_A_array(0));
end syn;
--=================================================================================================
-- architecture end
--=================================================================================================
---------------------------------------------------------------------------------------------------
-- E N D O F F I L E
--------------------------------------------------------------------------------------------------- | mit | 5d2fb7d10873c84b587dd4891eb0f7d1 | 0.307923 | 6.452363 | false | false | false | false |
preusser/q27 | src/vhdl/top/xilinx/vc707_queens_uart.vhdl | 1 | 4,883 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
-------------------------------------------------------------------------------
-- This file is part of the Queens@TUD solver suite
-- for enumerating and counting the solutions of an N-Queens Puzzle.
--
-- Copyright (C) 2008-2015
-- Thomas B. Preusser <[email protected]>
-------------------------------------------------------------------------------
-- This design is free software: you can redistribute it and/or modify
-- it under the terms of the GNU Affero General Public License as published
-- by the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU Affero General Public License for more details.
--
-- You should have received a copy of the GNU Affero General Public License
-- along with this design. If not, see <http://www.gnu.org/licenses/>.
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library PoC;
use PoC.physical.all;
entity vc707_queens_uart is
generic (
N : positive := 27;
L : positive := 2;
SOLVERS : positive := 360;
COUNT_CYCLES : boolean := false;
CLK_FREQ : FREQ := 200 MHz;
CLK_DIVA : positive := 5; -- Choose so that CLK_FREQ/CLK_DIVA*CLK_MULA
CLK_MULA : positive := 31; -- is smaller than but close to 1800 MHz
CLK_DIVB : positive := 5;
BAUDRATE : positive := 115200;
SENTINEL : std_logic_vector(7 downto 0) := x"FA" -- Start Byte
);
port (
clk_p : in std_logic;
clk_n : in std_logic;
rx : in std_logic;
tx : out std_logic;
rts_n : in std_logic;
cts_n : out std_logic;
-- Fan Control
VC707_FanControl_PWM : out std_logic
);
end vc707_queens_uart;
library IEEE;
use IEEE.numeric_std.all;
library UNISIM;
use UNISIM.vcomponents.all;
library PoC;
architecture rtl of vc707_queens_uart is
-- Global Control
constant CLK_COMP_FREQ : FREQ := CLK_FREQ * CLK_MULA / CLK_DIVA / CLK_DIVB;
constant CLK_SLOW_FREQ : FREQ := CLK_FREQ * CLK_MULA / CLK_DIVA / 100;
signal clk200 : std_logic; -- 200 MHz Input Clock
signal clk_comp : std_logic; -- Computation Clock
signal clk_slow : std_logic; -- Slow Interface Clock
signal rst : std_logic;
begin
-----------------------------------------------------------------------------
-- Generate Global Controls
blkGlobal: block is
signal clkfb : std_logic; -- Feedback Clock
signal clk_compu : std_logic; -- Unbuffered Synthesized Clock
signal clk_slowu : std_logic; -- Unbuffered Synthesized Clock
begin
clk_in : IBUFGDS
port map(
O => clk200,
I => clk_p,
IB => clk_n
);
pll : PLLE2_BASE
generic map (
CLKIN1_PERIOD => to_real(to_time(CLK_FREQ), 1 ns),
DIVCLK_DIVIDE => CLK_DIVA,
CLKFBOUT_MULT => CLK_MULA,
CLKOUT0_DIVIDE => CLK_DIVB,
CLKOUT1_DIVIDE => 100,
STARTUP_WAIT => "true"
)
port map (
CLKIN1 => clk200,
CLKFBIN => clkfb,
RST => '0',
CLKOUT0 => clk_compu,
CLKOUT1 => clk_slowu,
CLKOUT2 => open,
CLKOUT3 => open,
CLKOUT4 => open,
CLKOUT5 => open,
CLKFBOUT => clkfb,
LOCKED => open,
PWRDWN => '0'
);
comp_buf : BUFG
port map (
I => clk_compu,
O => clk_comp
);
slow_buf : BUFH
port map (
I => clk_slowu,
O => clk_slow
);
-- No Reset
rst <= '0';
end block blkGlobal;
-----------------------------------------------------------------------------
-- Fan Control
fan : entity PoC.io_FanControl
generic map (
CLOCK_FREQ => CLK_SLOW_FREQ
)
port map (
Clock => clk_slow,
Reset => '0',
Fan_PWM => VC707_FanControl_PWM,
TachoFrequency => open
);
----------------------------------------------------------------------------
-- Solver Chain
chain: entity work.queens_uart
generic map (
N => N,
L => L,
SOLVERS => SOLVERS,
COUNT_CYCLES => COUNT_CYCLES,
CLK_FREQ => integer(to_real(CLK_COMP_FREQ, 1 Hz)),
BAUDRATE => BAUDRATE,
SENTINEL => SENTINEL
)
port map (
clk => clk_comp,
rst => rst,
rx => rx,
tx => tx,
avail => open
);
cts_n <= rts_n;
end rtl;
| agpl-3.0 | 74d86dd246ac751df86bfc31394b746f | 0.518329 | 4.032205 | false | false | false | false |
preusser/q27 | src/vhdl/top/altera/de4_queens_uart.vhdl | 1 | 7,770 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
-------------------------------------------------------------------------------
-- This file is part of the Queens@TUD solver suite
-- for enumerating and counting the solutions of an N-Queens Puzzle.
--
-- Copyright (C) 2008-2015
-- Thomas B. Preusser <[email protected]>
-------------------------------------------------------------------------------
-- This design is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- Modifications to this work must be clearly identified and must leave
-- the original copyright statement and contact information intact. This
-- license notice may not be removed.
--
-- This design is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this design. If not, see <http://www.gnu.org/licenses/>.
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library PoC;
use PoC.physical.all;
entity de4_queens_uart is
generic (
N : positive := 27;
L : positive := 2;
SOLVERS : positive := 125;
COUNT_CYCLES : boolean := false;
CLK_FREQ : FREQ := 50 MHz;
CLK_MUL : positive := 5;
CLK_DIV : positive := 1;
BAUDRATE : positive := 115200;
SENTINEL : std_logic_vector(7 downto 0) := x"FA" -- Start Byte
);
port (
osc_50_bank2 : in std_logic;
cpu_reset_n : in std_logic;
uart_rxd : in std_logic;
uart_txd : out std_logic;
uart_rts : in std_logic;
uart_cts : out std_logic;
fan_ctrl : out std_logic
);
end de4_queens_uart;
library IEEE;
use IEEE.numeric_std.all;
library altera_mf;
use altera_mf.all;
architecture rtl of DE4_queens_uart is
-- Altera PLL Component
component altpll
generic (
bandwidth_type : STRING;
clk0_divide_by : NATURAL;
clk0_duty_cycle : NATURAL;
clk0_multiply_by : NATURAL;
clk0_phase_shift : STRING;
inclk0_input_frequency : NATURAL;
intended_device_family : STRING;
lpm_hint : STRING;
lpm_type : STRING;
operation_mode : STRING;
pll_type : STRING;
port_activeclock : STRING;
port_areset : STRING;
port_clkbad0 : STRING;
port_clkbad1 : STRING;
port_clkloss : STRING;
port_clkswitch : STRING;
port_configupdate : STRING;
port_fbin : STRING;
port_fbout : STRING;
port_inclk0 : STRING;
port_inclk1 : STRING;
port_locked : STRING;
port_pfdena : STRING;
port_phasecounterselect : STRING;
port_phasedone : STRING;
port_phasestep : STRING;
port_phaseupdown : STRING;
port_pllena : STRING;
port_scanaclr : STRING;
port_scanclk : STRING;
port_scanclkena : STRING;
port_scandata : STRING;
port_scandataout : STRING;
port_scandone : STRING;
port_scanread : STRING;
port_scanwrite : STRING;
port_clk0 : STRING;
port_clk1 : STRING;
port_clk2 : STRING;
port_clk3 : STRING;
port_clk4 : STRING;
port_clk5 : STRING;
port_clk6 : STRING;
port_clk7 : STRING;
port_clk8 : STRING;
port_clk9 : STRING;
port_clkena0 : STRING;
port_clkena1 : STRING;
port_clkena2 : STRING;
port_clkena3 : STRING;
port_clkena4 : STRING;
port_clkena5 : STRING;
using_fbmimicbidir_port : STRING;
width_clock : NATURAL
);
port (
clk : out std_logic_vector (9 downto 0);
inclk : in std_logic_vector (1 downto 0)
);
end component;
-- Global Control
constant CLK_PLL_FREQ : FREQ := CLK_FREQ * CLK_MUL / CLK_DIV;
signal pll_clkout : std_logic_vector(9 DOWNTO 0);
signal pll_clkin : std_logic_vector(1 DOWNTO 0);
signal rst : std_logic;
signal pwm_counter : unsigned(21 downto 0) := (others => '0');
begin
-- PWM generator (cooling fan)
process(osc_50_bank2) begin
if rising_edge(osc_50_bank2) then
pwm_counter <= pwm_counter + 1;
end if;
end process;
-- Solver clock PLL
pll: altpll generic map (
bandwidth_type => "AUTO",
clk0_divide_by => CLK_DIV,
clk0_duty_cycle => 50,
clk0_multiply_by => CLK_MUL,
clk0_phase_shift => "0",
inclk0_input_frequency => integer(to_real(to_time(CLK_FREQ), 1 ps)),
intended_device_family => "Stratix IV",
lpm_hint => "CBX_MODULE_PREFIX=solver_pll",
lpm_type => "altpll",
operation_mode => "NO_COMPENSATION",
pll_type => "AUTO",
port_activeclock => "PORT_UNUSED",
port_areset => "PORT_UNUSED",
port_clkbad0 => "PORT_UNUSED",
port_clkbad1 => "PORT_UNUSED",
port_clkloss => "PORT_UNUSED",
port_clkswitch => "PORT_UNUSED",
port_configupdate => "PORT_UNUSED",
port_fbin => "PORT_UNUSED",
port_fbout => "PORT_UNUSED",
port_inclk0 => "PORT_USED",
port_inclk1 => "PORT_UNUSED",
port_locked => "PORT_UNUSED",
port_pfdena => "PORT_UNUSED",
port_phasecounterselect => "PORT_UNUSED",
port_phasedone => "PORT_UNUSED",
port_phasestep => "PORT_UNUSED",
port_phaseupdown => "PORT_UNUSED",
port_pllena => "PORT_UNUSED",
port_scanaclr => "PORT_UNUSED",
port_scanclk => "PORT_UNUSED",
port_scanclkena => "PORT_UNUSED",
port_scandata => "PORT_UNUSED",
port_scandataout => "PORT_UNUSED",
port_scandone => "PORT_UNUSED",
port_scanread => "PORT_UNUSED",
port_scanwrite => "PORT_UNUSED",
port_clk0 => "PORT_USED",
port_clk1 => "PORT_UNUSED",
port_clk2 => "PORT_UNUSED",
port_clk3 => "PORT_UNUSED",
port_clk4 => "PORT_UNUSED",
port_clk5 => "PORT_UNUSED",
port_clk6 => "PORT_UNUSED",
port_clk7 => "PORT_UNUSED",
port_clk8 => "PORT_UNUSED",
port_clk9 => "PORT_UNUSED",
port_clkena0 => "PORT_UNUSED",
port_clkena1 => "PORT_UNUSED",
port_clkena2 => "PORT_UNUSED",
port_clkena3 => "PORT_UNUSED",
port_clkena4 => "PORT_UNUSED",
port_clkena5 => "PORT_UNUSED",
using_fbmimicbidir_port => "OFF",
width_clock => 10
) port map (
inclk => pll_clkin,
clk => pll_clkout
);
----------------------------------------------------------------------------
-- Solver Chain
chain: entity work.queens_uart
generic map (
N => N,
L => L,
SOLVERS => SOLVERS,
COUNT_CYCLES => COUNT_CYCLES,
CLK_FREQ => integer(to_real(CLK_PLL_FREQ, 1 Hz)),
BAUDRATE => BAUDRATE,
SENTINEL => SENTINEL
)
port map (
clk => pll_clkout(0),
rst => rst,
rx => uart_rxd,
tx => uart_txd,
snap => open,
avail => open
);
pll_clkin <= "0" & osc_50_bank2;
rst <= not cpu_reset_n;
uart_cts <= uart_rts;
fan_ctrl <= pwm_counter(21);
end rtl;
| agpl-3.0 | 1a25e0be42f283be32c13901c1a5beba | 0.550193 | 3.808824 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs_8Stations_2AXI_2CACHE_W.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 8;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 1;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 8;
constant FLOAT_IMPLEMENT : natural := 0;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 1;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FADD_DELAY;
constant CACHE_N_BANKS_W : natural := 2;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | eddcf87c5bf2c73c01f99df57f32bf8a | 0.567707 | 3.729005 | false | false | false | false |
dtysky/LD3320_AXI | hdl/LD3320_AXI_v1_0_S00_AXI.vhd | 1 | 22,043 | ----¼Ä´æÆ÷0£ºÖ¸Áî----
----¼Ä´æÆ÷1£º·µ»ØÖµ=ʶ±ðÍê³É·ñ+ʶ±ð½á¹û----
----¼Ä´æÆ÷2£º³õʼ»¯RAMдÈëÓÃ----
----¼Ä´æÆ÷3£º·µ»ØRAMдÈë״̬----
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_misc.all;
use ieee.std_logic_unsigned.all;
entity LD3320_AXI_v1_0_S00_AXI is
generic (
-- Users to add parameters here
constant Cmd_Start:std_logic_vector(31 downto 0):=x"00000001";
constant Cmd_Rqu:std_logic_vector(31 downto 0):=x"00000002";
constant Re_Success:std_logic_vector(7 downto 0):=x"01";
constant Re_Fail:std_logic_vector(7 downto 0):=x"02";
constant Re_Wait:std_logic_vector(7 downto 0):=x"03";
constant Ram_Init:std_logic_vector(7 downto 0):=x"01";
constant Ram_List:std_logic_vector(7 downto 0):=x"02";
constant Ram_Stop:std_logic_vector(7 downto 0):=x"03";
constant Ram_Re_Yes:std_logic_vector(7 downto 0):=x"01";
constant Ram_Re_No:std_logic_vector(7 downto 0):=x"02";
-- User parameters ends
-- Do not modify the parameters beyond this line
-- Width of S_AXI data bus
C_S_AXI_DATA_WIDTH : integer := 32;
-- Width of S_AXI address bus
C_S_AXI_ADDR_WIDTH : integer := 4
);
port (
-- Users to add ports here
inclk,inclk_n:in std_logic;
clk_voice:out std_logic;
n_wr,n_cs,n_rd,n_rst:out std_logic:='1';
n_int:in std_logic:='0';
add_en:out std_logic:='0';
data_voice:inout std_logic_vector(7 downto 0);
-- User ports ends
-- Do not modify the ports beyond this line
-- Global Clock Signal
S_AXI_ACLK : in std_logic;
-- Global Reset Signal. This Signal is Active LOW
S_AXI_ARESETN : in std_logic;
-- Write address (issued by master, acceped by Slave)
S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
-- Write channel Protection type. This signal indicates the
-- privilege and security level of the transaction, and whether
-- the transaction is a data access or an instruction access.
S_AXI_AWPROT : in std_logic_vector(2 downto 0);
-- Write address valid. This signal indicates that the master signaling
-- valid write address and control information.
S_AXI_AWVALID : in std_logic;
-- Write address ready. This signal indicates that the slave is ready
-- to accept an address and associated control signals.
S_AXI_AWREADY : out std_logic;
-- Write data (issued by master, acceped by Slave)
S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
-- Write strobes. This signal indicates which byte lanes hold
-- valid data. There is one write strobe bit for each eight
-- bits of the write data bus.
S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
-- Write valid. This signal indicates that valid write
-- data and strobes are available.
S_AXI_WVALID : in std_logic;
-- Write ready. This signal indicates that the slave
-- can accept the write data.
S_AXI_WREADY : out std_logic;
-- Write response. This signal indicates the status
-- of the write transaction.
S_AXI_BRESP : out std_logic_vector(1 downto 0);
-- Write response valid. This signal indicates that the channel
-- is signaling a valid write response.
S_AXI_BVALID : out std_logic;
-- Response ready. This signal indicates that the master
-- can accept a write response.
S_AXI_BREADY : in std_logic;
-- Read address (issued by master, acceped by Slave)
S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
-- Protection type. This signal indicates the privilege
-- and security level of the transaction, and whether the
-- transaction is a data access or an instruction access.
S_AXI_ARPROT : in std_logic_vector(2 downto 0);
-- Read address valid. This signal indicates that the channel
-- is signaling valid read address and control information.
S_AXI_ARVALID : in std_logic;
-- Read address ready. This signal indicates that the slave is
-- ready to accept an address and associated control signals.
S_AXI_ARREADY : out std_logic;
-- Read data (issued by slave)
S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
-- Read response. This signal indicates the status of the
-- read transfer.
S_AXI_RRESP : out std_logic_vector(1 downto 0);
-- Read valid. This signal indicates that the channel is
-- signaling the required read data.
S_AXI_RVALID : out std_logic;
-- Read ready. This signal indicates that the master can
-- accept the read data and response information.
S_AXI_RREADY : in std_logic
);
end LD3320_AXI_v1_0_S00_AXI;
architecture arch_imp of LD3320_AXI_v1_0_S00_AXI is
component VOICE is
port
(
start:in std_logic;
inclk,inclk_n:in std_logic;
init_clk:in std_logic;
init_wea:in std_logic_vector(0 downto 0);
init_addr:in std_logic_vector(5 downto 0);
init_din:in std_logic_vector(15 downto 0);
list_clk:in std_logic;
list_wea:in std_logic_vector(0 downto 0);
list_addr:in std_logic_vector(7 downto 0);
list_din:in std_logic_vector(7 downto 0);
clk_voice:out std_logic;
n_wr,n_cs,n_rd,n_rst:out std_logic:='1';
n_int:in std_logic:='0';
add_en:out std_logic:='0';
data_voice:inout std_logic_vector(7 downto 0);
voice_result:out std_logic_vector(7 downto 0):=x"00";
reco_rqu:in std_logic:='0';
reco_fin:out std_logic:='0';
voice_state:out std_logic_vector(7 downto 0):=x"00";
voice_ram:out std_logic_vector(15 downto 0):=x"0000"
);
end component;
signal inclk_s,inclk_n_s:std_logic;
signal voice_start:std_logic:='0';
signal voice_result:std_logic_vector(7 downto 0);
signal voice_rqu:std_logic;
signal voice_fin:std_logic;
signal init_clk:std_logic;
signal init_wea:std_logic_vector(0 downto 0);
signal init_addr:std_logic_vector(5 downto 0);
signal init_din:std_logic_vector(15 downto 0);
signal list_clk:std_logic;
signal list_wea:std_logic_vector(0 downto 0);
signal list_addr:std_logic_vector(7 downto 0);
signal list_din:std_logic_vector(7 downto 0);
signal voice_state:std_logic_vector(7 downto 0):=x"00";
signal voice_ram:std_logic_vector(15 downto 0):=x"0000";
-- AXI4LITE signals
signal axi_awaddr : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
signal axi_awready : std_logic;
signal axi_wready : std_logic;
signal axi_bresp : std_logic_vector(1 downto 0);
signal axi_bvalid : std_logic;
signal axi_araddr : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
signal axi_arready : std_logic;
signal axi_rdata : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal axi_rresp : std_logic_vector(1 downto 0);
signal axi_rvalid : std_logic;
-- Example-specific design signals
-- local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
-- ADDR_LSB is used for addressing 32/64 bit registers/memories
-- ADDR_LSB = 2 for 32 bits (n downto 2)
-- ADDR_LSB = 3 for 64 bits (n downto 3)
constant ADDR_LSB : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;
constant OPT_MEM_ADDR_BITS : integer := 1;
------------------------------------------------
---- Signals for user logic register space example
--------------------------------------------------
---- Number of Slave Registers 4
signal slv_reg0 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg0_last :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg1 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg2 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg2_last :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg3 :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal slv_reg_rden : std_logic;
signal slv_reg_wren : std_logic;
signal reg_data_out :std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
signal byte_index : integer;
begin
-- I/O Connections assignments
inclk_s<=inclk;
inclk_n_s<=inclk_n;
list_clk<=inclk_n_s;
init_clk<=inclk_n_s;
VOICEX:VOICE
port map
(
start=>voice_start,
inclk=>inclk_s,
inclk_n=>inclk_n_s,
clk_voice=>clk_voice,
n_wr=>n_wr,
n_cs=>n_cs,
n_rd=>n_rd,
n_rst=>n_rst,
n_int=>n_int,
add_en=>add_en,
data_voice=>data_voice,
init_clk=>init_clk,
init_wea=>init_wea,
init_addr=>init_addr,
init_din=>init_din,
list_clk=>list_clk,
list_wea=>list_wea,
list_addr=>list_addr,
list_din=>list_din,
voice_result=>voice_result,
reco_rqu=>voice_rqu,
reco_fin=>voice_fin,
voice_state=>voice_state,
voice_ram=>voice_ram
);
S_AXI_AWREADY <= axi_awready;
S_AXI_WREADY <= axi_wready;
S_AXI_BRESP <= axi_bresp;
S_AXI_BVALID <= axi_bvalid;
S_AXI_ARREADY <= axi_arready;
S_AXI_RDATA <= axi_rdata;
S_AXI_RRESP <= axi_rresp;
S_AXI_RVALID <= axi_rvalid;
-- Implement axi_awready generation
-- axi_awready is asserted for one S_AXI_ACLK clock cycle when both
-- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
-- de-asserted when reset is low.
process (S_AXI_ACLK)
begin
if rising_edge(S_AXI_ACLK) then
if S_AXI_ARESETN = '0' then
axi_awready <= '0';
else
if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1') then
-- slave is ready to accept write address when
-- there is a valid write address and write data
-- on the write address and data bus. This design
-- expects no outstanding transactions.
axi_awready <= '1';
else
axi_awready <= '0';
end if;
end if;
end if;
end process;
-- Implement axi_awaddr latching
-- This process is used to latch the address when both
-- S_AXI_AWVALID and S_AXI_WVALID are valid.
process (S_AXI_ACLK)
begin
if rising_edge(S_AXI_ACLK) then
if S_AXI_ARESETN = '0' then
axi_awaddr <= (others => '0');
else
if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1') then
-- Write Address latching
axi_awaddr <= S_AXI_AWADDR;
end if;
end if;
end if;
end process;
-- Implement axi_wready generation
-- axi_wready is asserted for one S_AXI_ACLK clock cycle when both
-- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is
-- de-asserted when reset is low.
process (S_AXI_ACLK)
begin
if rising_edge(S_AXI_ACLK) then
if S_AXI_ARESETN = '0' then
axi_wready <= '0';
else
if (axi_wready = '0' and S_AXI_WVALID = '1' and S_AXI_AWVALID = '1') then
-- slave is ready to accept write data when
-- there is a valid write address and write data
-- on the write address and data bus. This design
-- expects no outstanding transactions.
axi_wready <= '1';
else
axi_wready <= '0';
end if;
end if;
end if;
end process;
-- Implement memory mapped register select and write logic generation
-- The write data is accepted and written to memory mapped registers when
-- axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to
-- select byte enables of slave registers while writing.
-- These registers are cleared when reset (active low) is applied.
-- Slave register write enable is asserted when valid address and data are available
-- and the slave is ready to accept the write address and write data.
slv_reg_wren <= axi_wready and S_AXI_WVALID and axi_awready and S_AXI_AWVALID ;
process (S_AXI_ACLK)
variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
begin
if rising_edge(S_AXI_ACLK) then
if S_AXI_ARESETN = '0' then
slv_reg0 <= (others => '0');
slv_reg2 <= (others => '0');
else
loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
if (slv_reg_wren = '1') then
case loc_addr is
when b"00" =>
for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
if ( S_AXI_WSTRB(byte_index) = '1' ) then
-- Respective byte enables are asserted as per write strobes
-- slave registor 0
slv_reg0(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
end if;
end loop;
when b"10" =>
for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
if ( S_AXI_WSTRB(byte_index) = '1' ) then
-- Respective byte enables are asserted as per write strobes
-- slave registor 2
slv_reg2(byte_index*8+7 downto byte_index*8) <= S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
end if;
end loop;
when others =>
slv_reg0 <= slv_reg0;
slv_reg2 <= slv_reg2;
end case;
end if;
end if;
end if;
end process;
-- Implement write response logic generation
-- The write response and response valid signals are asserted by the slave
-- when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.
-- This marks the acceptance of address and indicates the status of
-- write transaction.
process (S_AXI_ACLK)
begin
if rising_edge(S_AXI_ACLK) then
if S_AXI_ARESETN = '0' then
axi_bvalid <= '0';
axi_bresp <= "00"; --need to work more on the responses
else
if (axi_awready = '1' and S_AXI_AWVALID = '1' and axi_wready = '1' and S_AXI_WVALID = '1' and axi_bvalid = '0' ) then
axi_bvalid <= '1';
axi_bresp <= "00";
elsif (S_AXI_BREADY = '1' and axi_bvalid = '1') then --check if bready is asserted while bvalid is high)
axi_bvalid <= '0'; -- (there is a possibility that bready is always asserted high)
end if;
end if;
end if;
end process;
-- Implement axi_arready generation
-- axi_arready is asserted for one S_AXI_ACLK clock cycle when
-- S_AXI_ARVALID is asserted. axi_awready is
-- de-asserted when reset (active low) is asserted.
-- The read address is also latched when S_AXI_ARVALID is
-- asserted. axi_araddr is reset to zero on reset assertion.
process (S_AXI_ACLK)
begin
if rising_edge(S_AXI_ACLK) then
if S_AXI_ARESETN = '0' then
axi_arready <= '0';
axi_araddr <= (others => '1');
else
if (axi_arready = '0' and S_AXI_ARVALID = '1') then
-- indicates that the slave has acceped the valid read address
axi_arready <= '1';
-- Read Address latching
axi_araddr <= S_AXI_ARADDR;
else
axi_arready <= '0';
end if;
end if;
end if;
end process;
-- Implement axi_arvalid generation
-- axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both
-- S_AXI_ARVALID and axi_arready are asserted. The slave registers
-- data are available on the axi_rdata bus at this instance. The
-- assertion of axi_rvalid marks the validity of read data on the
-- bus and axi_rresp indicates the status of read transaction.axi_rvalid
-- is deasserted on reset (active low). axi_rresp and axi_rdata are
-- cleared to zero on reset (active low).
process (S_AXI_ACLK)
begin
if rising_edge(S_AXI_ACLK) then
if S_AXI_ARESETN = '0' then
axi_rvalid <= '0';
axi_rresp <= "00";
else
if (axi_arready = '1' and S_AXI_ARVALID = '1' and axi_rvalid = '0') then
-- Valid read data is available at the read data bus
axi_rvalid <= '1';
axi_rresp <= "00"; -- 'OKAY' response
elsif (axi_rvalid = '1' and S_AXI_RREADY = '1') then
-- Read data is accepted by the master
axi_rvalid <= '0';
end if;
end if;
end if;
end process;
-- Implement memory mapped register select and read logic generation
-- Slave register read enable is asserted when valid address is available
-- and the slave is ready to accept the read address.
slv_reg_rden <= axi_arready and S_AXI_ARVALID and (not axi_rvalid) ;
process (slv_reg0, slv_reg1, slv_reg2, slv_reg3, axi_araddr, S_AXI_ARESETN, slv_reg_rden)
variable loc_addr :std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
begin
if S_AXI_ARESETN = '0' then
reg_data_out <= (others => '1');
else
-- Address decoding for reading registers
loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
case loc_addr is
when b"00" =>
reg_data_out <= slv_reg0;
when b"01" =>
reg_data_out <= slv_reg1;
when b"10" =>
reg_data_out <= slv_reg2;
when b"11" =>
reg_data_out <= slv_reg3;
when others =>
reg_data_out <= (others => '0');
end case;
end if;
end process;
-- Output register or memory read data
process( S_AXI_ACLK ) is
begin
if (rising_edge (S_AXI_ACLK)) then
if ( S_AXI_ARESETN = '0' ) then
axi_rdata <= (others => '0');
else
if (slv_reg_rden = '1') then
-- When there is a valid read address (S_AXI_ARVALID) with
-- acceptance of read address by the slave (axi_arready),
-- output the read dada
-- Read address mux
axi_rdata <= reg_data_out; -- register read data
end if;
end if;
end if;
end process;
-- Add user logic here
ram_wr:process(inclk_s)
variable con_wr:integer range 0 to 3:=0;
begin
if rising_edge(inclk_s) then
slv_reg2_last<=slv_reg2;
if slv_reg2 /= slv_reg2_last then
case slv_reg2(31 downto 24) is
when Ram_Init=>
init_wea<="1";
init_addr<=slv_reg2(21 downto 16);
init_din<=slv_reg2(15 downto 0);
con_wr:=0;
when Ram_List=>
list_wea<="1";
list_addr<=slv_reg2(23 downto 16);
list_din<=slv_reg2(7 downto 0);
con_wr:=0;
when Ram_Stop=>
init_wea<="0";
list_wea<="0";
con_wr:=0;
when others=>
init_wea<=init_wea;
init_addr<=init_addr;
init_din<=init_din;
list_wea<=list_wea;
list_addr<=list_addr;
list_din<=list_din;
end case;
else
case slv_reg2(31 downto 24) is
when Ram_Init=>
if con_wr=3 then
init_wea<="0";
slv_reg3<=slv_reg2;
slv_reg3(31 downto 24)<=Ram_Re_Yes;
else
con_wr:=con_wr+1;
slv_reg3<=slv_reg2;
slv_reg3(31 downto 24)<=Ram_Re_No;
end if;
when Ram_List=>
if con_wr=3 then
list_wea<="0";
slv_reg3<=slv_reg2;
slv_reg3(31 downto 24)<=Ram_Re_Yes;
else
con_wr:=con_wr+1;
slv_reg3<=slv_reg2;
slv_reg3(31 downto 24)<=Ram_Re_No;
end if;
when others=>
init_wea<=init_wea;
init_addr<=init_addr;
init_din<=init_din;
list_wea<=list_wea;
list_addr<=list_addr;
list_din<=list_din;
slv_reg3<=slv_reg2;
slv_reg3(31 downto 24)<=x"ff";
end case;
end if;
end if;
end process;
Cmd:process(inclk_s)
begin
if rising_edge(inclk_s) then
slv_reg0_last<=slv_reg0;
if slv_reg0 /= slv_reg0_last then
slv_reg1(15 downto 8)<=Re_Wait;
case slv_reg0 is
when Cmd_Start=>
voice_start<='1';
when Cmd_Rqu=>
voice_Rqu<='1';
when others=>
voice_start<=voice_start;
voice_Rqu<=voice_Rqu;
end case;
else
slv_reg1(7 downto 0)<=voice_result;
slv_reg1(31 downto 24)<=voice_ram(15 downto 8);
slv_reg1(23 downto 16)<=voice_state;
case voice_fin is
when '1'=>
voice_Rqu<='0';
case voice_result is
when x"FD"=>
slv_reg1(15 downto 8)<=Re_Fail;
when others=>
slv_reg1(15 downto 8)<=Re_Success;
end case;
when others=>
voice_Rqu<=voice_Rqu;
end case;
end if;
end if;
end process;
-- User logic ends
end arch_imp;
| mit | 5baddb4fad8637eff41f8b3f27dc11d3 | 0.560132 | 3.547313 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_Atomic_4AXI.vhd | 1 | 23,372 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 4;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant N_AXI_W : natural := 2;
-- Bitwidth of # of AXI data ports
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant ATOMIC_IMPLEMENT : natural := 1;
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant FLOAT_IMPLEMENT : natural := 0;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 1;
constant FADD_DELAY : integer := 11;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | f09b2cd98ff16f70d7da5c6ea5507656 | 0.568971 | 3.706899 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs_fadd_fmul_fdiv_fsqrt_8_2_1_2.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 8;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 1;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 8;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 1;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 2;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 3627509d0bd967cc382ce61ce5639691 | 0.567707 | 3.729005 | false | false | false | false |
dtysky/LD3320_AXI | src/VOICE_ROM_INIT/blk_mem_gen_v8_2/hdl/blk_mem_input_block.vhd | 2 | 45,404 | `protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
F+y229I9UN0t84YYyKhKrw9ClW/9TyMbVQiKec6RNaaCSf1cMjrwIJFFNr+NXJBZ5A9U4pf8PbcK
7fhqV7P5nw==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
bs6CgrPC/3gbpPJ+HVsSEcMjs5unytDIzblGJvsNY48JuoJlsrTCAi90szoQTdkseB9G8uLPu4hX
nBLT+EGWrExGJu1sHZoQthM3gDGrjI7Abms7KI+jOg5Ghzv6R4CWvlW/niXbPFIfVNAZM1Fb5d2K
KGZd7x1n/Id7nSsCE1o=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
FUTjsK7jxN3pn7d72sFN46XK+MzU8eqLghB6OHteeH01qXaVr+xBnAxZB3EjERSJcPglLpfsRha0
1hc3OGuXmKBkM0y5BMZblhoX9GiAKYgVtp2cgxqJmkp45SYyuLfppXslu3TRVR4uX7Z2tub12urI
yKeDTtL4KEuFNoYq6UuJv1mgJbGI9lDWQ+SvIgw2UrfP97PS5K8vU+vsQ/s1nt6I9erD7H9Az8Gk
VAFTFBedGTr+vkXzvE96C+bL+iAzLVaQw7kyESPkJ7zuSTrqi3l32ysuE58Au/G17kkbmxC12p7x
f4gzF7DoXKIrJ/MuPiZruYBWVe2gYEl8OTSMKA==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
3NdAgsifs51oeUX42R6NWBuPPAFHP3eDpzPGsVUVeNM4HFDFToJZk1rEcW1bOcp/Etyj9XfClFKI
4zJdnQMqgBpaGMyGf4RF92bW5+xRbxYWog0tlYRy5xFNMhI5yd4rQ3ofjLfX79p+5OYHDFKQgYEz
h+SJUvkw4eFTywO6IsI=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
idyio626P0E1eTHYtXkn0h8foHgsHDfZZeaJD2btHsGRdXXV/yA47zWOhHO+5WOhODJRsiNeJ5ea
LeWANsEy81RTQRxMSJtbvM0SjWNHZFHU9oy+EjvQpitf68f783nstixEfAAU3waEUUEf0BZ8o9bY
2/if7GFU6rurgQTdtpHxXZku1ZBzA0fAQVnnrveOSHV1ZQMPgfPXoDDUokFXNeOFhOEa8RPRl5yI
lfoFIj1f0/ZbmNTNb2IswUlEpU25rMWZ41hh9D/m7NMc7/0U7I7tUlvwHPuJf931CrT76Ouca/Ra
kaN3oZ7Zy15pOBYP0Xea0OLtLK7OMW+XOEBG3g==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31872)
`protect data_block
eLUv+EAH51ZMCKU0/1S9naSsjIlGDDZImZnRl2dTeSgUl9XV0BuTFP1pyR6+WlKvvTR2sQeEpMzo
ixmdd2JRjubog6AK9uH8uE+UXiwlf4MQ+WiUPObhrNt8SA/6xWjtsQFf3jjauxd6rrmSPKPpQc9j
QNY0ksSKjqfD/5MDJ0R4VYFYKa664gCGOpYR7PZiJfvaCyXvDAGeP9Yd1+MH8Mn8UVsVMJPW0cFe
kcq2TX0klcSqUaUeTPTY8+9yqs3ygl0nUOICYcAT/vBYKsIFDUPQbLUyADuBhNEhQ1EY8l3XB7W6
7AHA7P23U2JYdwcrR6rv50yYjqMqWTW4ltAQJoYdD0W33W4MYuCjDgkfMGaHjoZtU79YQ7eQST6w
LuTHn8VsO4pF56xAEx1HgGyp2IRdDzRg5uUNqtcWOqksF3Gzrjku5umIVrUopRqyGuyY8WNTjIfO
82nkXjAJtDqSCqGhglgKCne/F4nnep4kyvvk7ACTwXcPHeHBsFGtOWbWWGQMXKN+ipiZAhK/OGue
zZ8SOCDdfrkSb2zzD9FrZrZ5kO9lJqthGL8H7giYwpEdj3DCXJfttrAUL0OCtj0J/IMOgHQuRTWF
0IKBSCpgnv6rgp1uortPbKe/oFsGcgiJkgkoJah83ql7Y2q99aQd/Sfj4+ZnOyicSN4dzZhtLSJH
n8HvNbp/lkss0pcDAH1GfuwHSbt5YqueT4/aULNEmyX1qZjLdNqgeqIFIjxBGoJIs9chgtuokWHC
Vw1mUDesAFBB1Ye1Qi4UIk8v9Q5lW9fvtLn6xlqzRnOu5aZmKbZVkOfj8aEXiL6dG3P4Gp7lBuas
I8ovSjb6OvVT9hF5zr9Y/4LWSLr53XZANxzfzwOaWq95FkZwrUzSDKLZ5jv0BpybhaKSEQzJuqm5
OQjO50lzgzI9mOZCAtQChxA/JY67X5PzNos9wVAcFNzf0jbFHltAB56ljWQY6KgUpSb8+ChUciBP
JbXJUna/ykQXiOpKcqwahFMiwyxED1c/IWzfiuhOxxaMVSsoASPXc44UL321gcphqk1qH6Mni6k3
hdfKsdYPSHL7IKBDcLitfHgxsD/w0Hj08v8uWLR8E5UNbLl4KJY7pvL83DR5NSK7SMcndsADErmK
a284mXDEXaHt5BwjxUVjMollUsbTthKzP8uuSsQvTvrmx1G6dvWf6jrlmS5+vEL8ODAe3Hl8U/Y/
dfZ2Dv3DUahRb+/SwCW6obt3DXTPqbyNTTTekGJJX5Uqj2d5CJ4GcrdvDrALCUloCdqg1jHa9Hxt
6JhZY93+n6bsVBWNiG2nW1N9sIQD/To8MHwdeXAxjRxpD4KC3dsnil0zey72C0XKWdqxl0tWWMMG
WQRgzXznD0cOY/7iZzyGb3rK1BsjCcsK0sSQKuCxQnwxiDkjg9M0E1tN1N12E1C/97i8PFdkurQ/
TO8j+1UgiMOuMQmQdEHBlCLUOl/XUq1GhbMFAFwOPH4LGPzaPLiOJM7Y5sdrSVNWYwYONx5hjIns
H9uRuB107TtqTFi3001Wr/uMgUzZzGb+QBSbsfYMwm/eI05R2H4ICrbPF7yr+ZEATO95qya9F8gD
eHIrsCT769UqqouDTTqOo2gTEgy1QmzTh0ZxmiCfZdBQ52O56uSPjtEe75GBGXz4C5t5FCPIA7OH
IYYWj2psJXc014ZpuNZFq6fw5QhxU2aXH13FpsaOaRhQAAQGLyOXYdlgg/l+otJTkDkROE6okiUX
e9k1JMyupAz+JX64u9KiEVmCBruIzpjhNK2OUrToStDLrT+4W4jSY18ZBj9uaiQvexekkJwBoXSW
e+clrTd6Y/J6YKdvXLgd+D5IzDYrhQnxCl5NG5XqV3dTDefprexwKQHol7RCf9sgd/6w734xf+pK
ZCRSTFjoFqH3ES8rtxEoJZIcWurPQxuOk/78LJjhMpoR9SwiurMFJATtQxr2+5nbEnMNUwTocT1X
i9sDIa9TNWaIMo/PDpsCfV7e3JHKAYJNd7WlrOuIghlMN0bVxohywTedWbO3IrNSUR3bDnPnqKkE
CXgBLusIqseyk2fqm4Tc6uD7Aqg3BljnjeHugsvI9Ey8yyur2ahcc+UqxNZwipv5XoM8hhuUeP+4
vRrfBMjz1R/6xVrQOEq3uGYwWOBazBqKq72ViKaUe/KTDxHOyshvr+lbP1eB4MgVzjQyvrldWYsJ
dHwTQrX/ZofKi+mEJ+KJqXgZYF5lqJMBwzLllJbHakcFjV0KLE0D5hE3qdrQBt3kvXg5zftaDYTx
f2Xw7A7XhbVVYxPxAass2vjVPhM6Xz1ulAqoXKVTqDrr230AmGRS0c1MvUlJCplbH+qP8uIlONxm
TGxDV2pSkZJb7mkkoOCjsSD2buza6Qq9FtstUvV37woKENhmqrVXZlKU6hce3M/rYuOR+r7G2NRO
5MWv0dswxvkUbWw97eFWWy+RpPPDk4m08pxWqGemIK57mC/0BLSUHuqvederzENM/tM3eK5zHemH
jF6X7xF8x28oJ6MVcdlSAstqsTfrlso2psmnVvetfguq9G/Cop5e4JUzTEUvFHG1wv0UUMdWe7Lv
PodwrWwYdHjNDG6HZvolTZAcxEGvMO3sVmJ6j5A9OYrzSTkO6cIVhZavnsVQqV66cWSu682UfjYx
UutRXZg/FPPM+ilj+SFwjK/k9w7HEfrQ1Fwungl0VdkT8J+0QQDBc0qOfGbb8rCotbiVuBQ00xIw
upkXd53lgYekfosocLYoqJRRS+jGhiNkBoMWTZqHAcP/rKSRZXGHgEBZbMsJ3GDJzYE717/UUUXf
WYA2WaSgrKQhZG7ymkm8H+paiqYtbfrVNcdabJSkuPWXyaySxAEdVI1ArsgA1Y1YDo/69X+tpnqE
/HuQUgm6Qia2DVXPnA+EFYfEZQzBkewMtiHSmkem3CElhtZhvOfljC8byWB3yxgAXSEifRn2HWnj
LUq+x0lj0jYeP/d2XDgZGtyVhzI4wqkvn3h2q2vPxsAIAkN8NHkaOJ3ElMBDKvs+Lsca1mGBIIxR
02Oami1p5lOFYxeNbuVhw7CUiFbczqricNj/dRnIM0+GrXL9c4ln2eB+NKAZ3dnd4q/IiQr+g96f
FtVOvSAh6sWYnj6IAULBeTC6mZ3nyM+Nm4Lo05Y9nauZ9OF7qF8FIccPGEXUBkGHE4fba4rkrGjv
nSv67TLXX0RMLBlLUZf9Mv+CRvGiO4SQJcIPVRS100Wz4zns/Y2LBNvYRQ6dLQLuCKQ1LLu71+Zt
dmJ86eL4Am+N4m3EhH4S4NSOR34Vgmi0v8PISnfjxkNcSYpTFoSecMKXxwalR0baKsd7nEYfmb6e
FJOAkVKcpIN+ibVneG9JynXPGbHQzz9xvZhylWMqw8KE5Z4mQ1ESHUL255NhzvEHCQjdA29culaA
C7T4w6mxQl8pU/KkPJ7+qu9G9aktHZEJWr6wIC3ODyX8GMJMjG5+wphtgF/h3ycrTGkizIRtdEV3
V0nkcNC1z2ne9NsdCG//2efAbUBBFah58sEZjh4WM+xv2RXg6mNKlnz1xWdUn4O9XGd2MROF/hhp
ySo7DHC/l2plKIXoGw34Ov/eIN7XeGphvuuD4cXBZvQJw/LHPYp8PsxZ/MY0Gh+Y7zr/mXxIjeAh
J1j7/P7Zu3JQnOA2ETtSrkR8IHuwLFe3onAWOkS06hF7TjBYvnlIAyW1hPxzEN1aS+DnvaAzMVJq
pSM+EsU5eWhPGh3lJPHGNEzR6J/4qnME/7U7IVE5zW1dU6H7aLbkjx3PaE+9q+BymA303JTHANHz
Y/u22Q0VXgETK8QzsXsiZiHnkBstyYCaplVNdjikC9LMutm0HypT4WcrT7J+P2wxqPvGO1skNvbt
LEJQ3vEzI2vEeyyNTPXHTVOfOSLAlaMounNRxA7V84PbTCkw9nvjxA+wc/2awbeRgFqGh84jysFL
1HwTeEwkA9QWN4KzGE9h2LTJywF+YUrk7NCclChpqmtFV4xw6JG4e7yofpOEKtdHUqmeYNfNHSC3
fDqxQD3L/4No3ecv6+Nurjb4ECP/C02h+SoqkJDOrAUPm941ZpbWvBZm2rkM152vF7XAuOb+S2Sf
agX6G6kPWUlLh9lJ6ueJG43BcX1mEPRPDZa8zRPSkh5v+eUmAZcyriEiLLinR4TSHUTzK3Fh8sMd
AN+/8eFD/pF64JBL1DEm8TpsYnsjYJrz60C8BgEdS9r6GsjJPQZaCrSwcsC5hl/diWG/fEt+7O2m
6SsKWaVaoeST2StO6YLfin1Lsm6Vg+Qa+i/ubli6D7H8LPX2MtYMNrck58wLQW8tOoelrI4iQseT
5Q4rKOXnOzBWKAZuRkox4n0PTxVQ9hDkQGSU5CMkrkRs4sahQTQXGSQD+ww6hHTZZ/kQrYfs69/w
Xa+XPhgcgH3cfI1Ns1i6EtAyol1iuGNBSqJto6TZ9BoVRDCbhLFXgLLWgPvD7RH1Odb23YVL0iSb
59nsP0rk2qwgG00KMf10hnXKA5lKbjA3Ll48I9wOmUej+yYgR/PPoFATct7hrAEUEZo8cUHCZec+
LIWxeIHn8TYUgCozeGfkL2Mjp+oxAJ3Zw3Vl0mAUakdEb0zHzXh/noCGI3PEacL/pO548DY6U0ye
n8n4H97iOvET5nzhRvcruE5uCjtgKnPbNReAHso2vyhOjCy46F4jAxAsUU2pbpjgrwaWg7yAKOXh
yGbTyQ0+0W3htzk+fQL1AoRlLgtKoX/6CMHNMyjXYy4BwF0pJM1/Lw6UB84D6ZIHdUFvTrtk+wxx
lgat5ZFmqt0nGOdXTfIk7LDlNf9sXO3yZJfcZ3Iwq28XPUDi+h2N4l7P82InBV7yiproocLfRfpm
ErkCQjh34EnMwjZf5e8rmllDxg/1y8zJPfbmwOeMeUxlHmgAgoGBXF48jpiOXsxWatJUQTiMHhYM
Z+mtJcxPTG3Or2hBEO5DK3YaVqi6sFu90mkNXsU6nbe4tPGa0LGOIvYpd6b6KzlhwVheOr5bid/j
jueOAx3jEREV0iutkM0dhNW/4cqlx8IpueQS8Z+dOhCgENwFQ/N5vCPntBg5VLCNhYKAqau/yZl5
ThZZG3C+48m8UAV3kyiJVtnXSjYt15ZRS2oR8pzSgi1rULhVe0x4ynxt85mDcGidGuztCCgww0kr
gSo7dTdyZ3sxXcm8Psc00e6DSxpQ8kO4CYSNXOqU6666Gtj4QkGupM3ET+bhrAxKwg7ZPYjg1BsO
GKcaFCblb8X70sWs3anjTKjQkh22s6xySrbWif2yb6w9Ajr/aSBl2Z4ByCKq4OW3xBMJbxulTzQ7
AByln/AKYM6CIB4Y/hPUJSHrqvwbQcAb0SvTruKySJovnDwTI7J9VEbtCE4eHWDeHCmNuBWzp9ed
23akzwxPFqSsVuz+mOrew38Y59NismK2VkBkTRTcZOF2KCYtIzLHYHAYQ1H8r81/6EdVwM761AaL
0esdVXRqQpEb0+REGy2aegWjk0cxnAOG6/GV8mAFn55j92/uU9jfwsCXna4ORpHskkoUmJuUFRX3
mQ+0GUyyuvrfE7+0yhYV8cjOZIb36lLAZy/+8hnjdzc/E+fvN5RHPu+9mIGX3pYe+RU4CSaXt1Mk
SHyvKXCLwjDJCdfNknibxnXGINiVFUCnUOTisa3Rs4iGL4aWYwUlrxa/tBpGSDRfLl87jv2PG1pO
aAo2OZJmCoPnVBdZiSozbvWKva9H2ncvijLVRRyI+dI2wbBe3alJRR++AEvB+sVj2iU+6FqX5sQp
B2gswp7DfS3fgURO25RY6Ot8MZIaD8lju2nrU3+9/PkMjXGxwld1uE4sIJSxe7JmDquK1wud5dRE
ECzALYtKFA+ANxlNxbjVJTqBGvVl6ugnF/LGUsXCQ00TkZ5a34I5RHXafNxpfsRkH+d1LzyIwcau
VcRIqoL0zlXdkOt8wB3oe9RqIIYwHKY1Tl9BV1V72Y5eqTGPrMwmjwS0AkGPACQpIX4tS3eZvjVc
tLjWoWuDHsfApJo2umlXBgiZiM+s5wOGVn4lvGI874oNuHvfQ27psK3JKgqQMv/aqucGA1Fh0KmX
NjavCNmrnhaaSk5PCiaIY4lqIbWtNwhNWK9eMRN52Z27zAoCWEtMSzJGMz8/ljzji20KfkLxMl5U
jznt8TwBNbFyNCQdmPMxryP11dY0T6yUHeOKcdADfjitn9kCvlpPweThgZHYZFuv1WbqGzNxUyca
Q2IoVZw3d/ZjnF7FEPGJSJcZQ9061wm9xlKi11/XhWcMeTF5fulplfCEqtCsVBknoZdfxe2uSrd4
7zbnaZivo1BD0iclUPWAX0ucd8eGn2nY7xwjTUjFPZ92+m+Aa/edWTfe9CqNCJ7N18jUzPwP6/9O
30NJO4tGDRWnyO/jQ/9WE26bZHO3qSsvRP6fmTVK1c1YR7GzwDEa/KP0R0ar0TJXYW6rQfh9SU5F
8Rc+B9s9U/MGXEk8P+pCO5449ApnQxSaY0/J6tHzISBuQ6NFlTg8d/Vo6YvEjDjEmqsVXQEqi0J3
KbshoWPcEg22u0qw2e1yycW61fJaM4QrfMA5uMBf4ueA9wReoNNPLk5iManAf9/sTxC/gWt8h2Lp
AODynpFtDWmGwygofowVh2XOqivQJOPf3aZ0Sd62YGmEnXUhYXPkd1nsIibRwgm9lGRWNvVmIPrx
fWcEke32I/5IoZkfqPnR+n2HE294ttFv66yDYsvcHDkubsoNmlp8YRZAuHlowNYYzYzKrUt0QpCZ
rhjdMluLcpOvRMILwgrc5H8PBipw6s0pB4nIn3Z+kBwtrHA4u/e0/d0ogHD2maRuMdnfb0NBRHRN
eTe45Edbc2zHu2GpFiJ3S/KguarlTyVrrvrBFZ36ivlocOhlWaBOScI/u2VNrfUWQbO8ZZr+MAHz
pzsXvqZdAJqmtTzA9SA2htf27wP4m0rUsEgipzvK0LaPdgcDxATMwlFl1jX7F+aLQ/6CLBkbiR5G
D+BycghYPgaugdsBgplbLJKOmw7TzvN8N5kreA1bR7i38t98lEGQiQkz76epAhkadI8ku13SqV7M
A2B2/1/tILCGc4Vu4WzyKYMlvksTBBxnygZZZx1fg3MmlTyk/EbPOrLVTBJ7PDOAcJlOy8dtsiL+
NTWcK+SczNMx3Bd6HnwERVbUtiXdhzgK/CXXmd3AjCk1WpDaGAs9E80bLnh58auNTwOHQRaHggS1
3kcEuM3Dw02YHqnaPGvufeJZSzO4EPOCaK4XZzCW0GbzdAiSiR6QLrmwWxBMvgxr9443UdEDqe0Q
qNLDPadnnGez3mUTduSzA+4oZt40eqSUCP3kg27rlLjjCpSvZW+565uYDRKl9z9qD51EwRtGM7Kd
s1SsA1XXfTogFZgmnC9+/DHuYIQjn9ntwkyh7tt8Yg45o1pWo82JobJ6b68dCpgNUD2a9QbQyhIv
KIBm33mDEV68xEatzRrlcO8uZHa2EAa/yM3bIMI0Xkqr6YmAsYutAFc/eHPFbrLo9MM6T6VrHPu9
UKxD2Rl5FFTNU6CmYm0GdtY6q31K1XLjKLWFiKPrTxEbM3DRWsmL62yBoLFZmf83XSKawYzEtOeS
n4BsZ9w9/Yc8QsJjbYyf9LsaHCgnC8Sf5IAnKJwtuY+leM553KFuO7jKV793hR8JWFmGvXxSs4q3
KSQupX7vf1geDF/AJXk8oFekupIricPZY/8CMlveQMZtNBlyBdDNgIO0chggrzLwZXWWKGvt0n+X
++a8Yxbh6uCrOgTQjew3dXF/+iS058GGt6z7BjC1WyEVoFCnrbBolzUOq/x80kB14tS4NFiV8wZS
iQ6PfZE++R4g7aH4JohSL62wJO8XhWvIDes+uBJtTIlkA0Tqwme3hDj3W65anvmoVt0kaeuEKxjz
lUycSGzEN/2ZyF3DSKHlfDZ1knxW3GYJTBD5fqu4FY5vSYayWqkgwczPe8gHTXeZNpiyOpM7CvvV
cNfnZEOJDQl8FVsVM71njTfYXGs+z6huXs+hA1bozr1LoKIJub34iacjIeAKFM/fZO0L6LBT+b5S
m3jXIz6uwtF5Ftb/U+Ovv5sTjh9NMsFzyG3XMbV4D6bZYlIq1lQyheh0HYJDTrAnEXBvPNoCu1R+
JCm1W8MSvIu23/go0hTaxuhT+nR1493hfmcWWDps00y4VeCtpBikas4dCo2+o4k8z8qUWX8zBrET
jXX4xyh9IzyDb80qcosks1s/ld9f/clzxZYm0NcQV44ejIgQMI42zHJp9OO6GnP9WyZ/OVYWqrAK
R60aV6bFJqZl7skcidlKqA/hvJ17rq40WaGrOug9OkVtAfPkfj7ayLylVmabeHxpwvAP9qFwc+8o
hO4rbIZcd/NVUAS1x3LYy++3AJ6HrLWUwl5N6tooTAqJ0RqA07obKmDhlbneaMiUqW+NLeiveaYy
xeie6wFgOwhXogWlc202kebQucbe4UIUXoLw5VAqUCaWWvpJrPWilcBe7XtFceNJ2kOzEb+uQqt8
6PXb6ZhCq8g1OXWiBiWV+W84HTtYxEPtVdSJ4nsmBRNXB+5V8+j6NoFacqO68PStQFkMMt1Bv+nl
f+pJOWtdNVKfXUC2x+xaITFsgaEIHvivO+plOtmqFXv+rq6fuhedJ+z3rLF2u29E+Ru4JaRoqRHT
XoN4pJ1wKJjZDxZX0gxDihl/VqXa31m7swg32D4wxFrWtUQx6taGhSBKh6TdKfcr+6SRGP/fsmKg
BEXIVw5chWygHRzVhIWXnmDMYNIj0ndcWU8/cpX0nimhGwWhHDN5/DhHIWsFN5wVRx8O039Q9/3Z
xPYfRILTdwUc0oMMFQCvCLaLwpEZoB6i8XP2CLgdYjp9kQ1EcKXdu1hQ5Va4N5F+A+n7WnB8WE8t
vJCBR5m4BaBU4y0M8chICUyJs+0OLjPEF6ycDSUcLnQQXg+l2ErOkE0rVndkCRrwL/bsXuJO1TtJ
q+QF5Sr5u9fDpbcjGLurN+TFLaNNFnCROKRuUh8eHsgm1s1m52raxAzD2Okv/95wBHAaTQy2AuOW
njDGgAGTk/BnmzcafGCq4QgwZtLbDdFAY3po86ecp72CQ+rQ6zsx7qnW5hTk7iRnUNSZoJytQele
xnOP/Y6/CKa7Sv+hQ3Yom4f2Lihk2NBFJLDf65I0A3jDIiNBBO0fge7hmSIlG5z1OR+j9r8dM+X9
uP5l63Av0OFX000l+sVJoZwx9loLmNd0rNiHGrO5s1Jnp6Kvu7EW9D1oEnWOJL0YxXIIQl31XQ6g
tATAa/pCiyU4VCU/KlqMEpRPWiISciT+K+3GZUk/PbmAqKuexqVx7TPgv+ablQpJ39KH3TO9mqHg
aK/nzL8YHkkeNTA5Jy4RhYRPktlTckD7YuTmpToJZY/ClL72PB2nYkEwK2iAl0PM4mUO80r6GpE9
Bx44nZqxTnQmQ6ThAreE8J05kyvboWf5h45d+ZY1Vol/MnvX1KwrEIousS0Ca3RUWdlpNPRPrfCD
LHHepbSMoxl1FkUh3junMBEJd+NOE3RnrLQWZe15bzbvblF2BVyyP3pbuTtLBBWqmnllc0FibMfd
oS214R1pPh6/e7+7VUSf2f3UZ2SCkfMwWIR442jcaSh/t+dCVMTNU2kpheq3u7Kh4CUhYXih7me+
3w9GDi2fId0Ao+1k+/q8/sGRnntmNI4DNLRdC4+5jtpJMR5WSNGDIR99fNGrjVUvR++JHR8yHtNN
y7Y2f1plv7VrVVJQs68JUx3ACvYW1yejwp/J88vqvj7KR3En6Zp8t10D65ZWzoD5CvGdH3pg9Ouu
wnwqhfEkcQ2bf6n4mPVP3TF1wOOsDKxkUoeOlpCKjs2QfGzeFkG/1NqyOKHYh9BO+CkKic0ZaWYk
Kd0ARAFrzu2I19jq/xYsA9pDkX6fwCL/3vAuKOx8HZ+hjTlRiDZUPzi9g3+gI3GkFCtLpzZIy6MM
05OH1PaExrwx5wWDVqg6WFvncMbkqsUnWZp4HCh6nKj4k7hsWHLFED6iwPfV+tcHtUX3sGHbOnPm
7o/IFlYZOiiMhXTbiN/PHJvZeIV55tIZdD9nEc1TDKXWwEgiUFsCzTAg79sJAdncZt1OVmrd81D5
swIf7w6aj91L/gblqtMMrtT8n8DRzqOTdBIZvxzhvPWD6tdXxle+sB/n+n7oCWo3rtS3YZTur4ir
9+ZdJQXgxsGEs+JLcu27nmV1VJDXP9kiWCzLxhYgwspJ1Xackm90oqd9t6LDnrsr1U+ZJLyM8PZg
ATfS9Z7Xwa5mfbh0OgicW9l1BC0faF3f+i1nloEGMlPhZEuWCUbkva/YJ6q8qTEcJhBd+9v29tdX
G+Eue4Zk2ajgUXygeqNV4a9a8UXQiYHURcuAog/84va0qoi+4wH7l17WfFP5+Z1avsG6QMcXRB9K
qCHvi36AUNOpruWumin2k3DYkl5SYK8IYGmtxUCGa5sWHte8hhLE2pXWkmRtonwNRopDrMR6nf5l
PNt6EWzBz2ftm32W56AYEx8uuMbjylMc95ABBMeIHSBlLFzWDsGGWvoELtvpqOJ8llwUchsK2eb6
837Ll99qGvoXVbFFYtAE/ANOjth3tCQcW8vCXmEpz6vhqjlLtT623PG12jWszf5jSc8X0nKETR16
7fwJZY1m3kedqa6DPBpvlbQlY+G/jV9iCGiuvWJDLmDQ0W2Tl1dbEOlZCWymOJmvAtK6+7kuaS+M
J3rl1IQy2Qdxw3ztKNvdVrVITiZ4XYcP7D5M+GKmXbQNxRRVahDruqJ06cC0gNsTFOdxv89dPUHb
dTtoh1phpzV/fm4pwNTf1rBQI3AAgHi1Z6hEe0wF1J0Q5d9K0+tdP3gIjMsEf2cKGYwrrMswJkkh
wAemnsAPQEEg7Xs8Ufxz1VvfigC9q2CNL6rRDI0VGh9DvvUJR5QrZMg94uldYL2h0WNnHLxsi4rz
aHT09bCJ16XlOyaLi0I8pr8MPSNQHmvN06Cr55FajHyt1z9cfvyO/auK/bKWz3Mqnx/wsI2lyhGQ
lQlm9xfCTLn4jx1jH2H4It1j3X2r/FdICipX3pW/EEQEM0ELsorBAfaTknsIwelmT1KhgRwsMpF9
6IGBeyBqN0RtZht/BnsKAgmFL+Yq9+EnRW1ADV90beZrVRUjuPZRwfXMbLEXfhDr3hh74W6/sYBh
ZBO0ZjQX0whuBh/mQeq91n2QjOTOAVKbgl3LtFRsn2+Rvc6PMyNDsVHpgRCOaMFc9fsKQb5SaPwG
0cRHMNkCOPDYSMfSqW/rDFxqK8YuGYrmdNl2k/YZsBv6WxvTNDW4Bg45jpZIeaKvDsvSpZCk6LJh
+7rrN78k47HsQzAJSUvtMYKI0Rh8HzDvW/0xgVF5GcosMCK4nWz9zK/BNeYHKK+WhS+4I6hVa3yl
AuLpZcCIA95lGC7Lk2iT9RG0A4Js1wytGTkU2xfNDNqrg3y4UXFaPgdhBMuezhN+WusrMDhCGTDN
XvKWWguYBB59DYACDKevIrLvsG4kMHUNKkJrd8T288ZxqUImjWQm3D66oldk5ljexZDtEEGGZHm5
sFE+xk4ZDe426fxG/aD/ebrp4fzU0NgtO3toO5N8HAFedlPkCcNvdQHLPnXavKew0C9n/VFnifmU
BZXQXL2McVVzWWQiAod+HmbHCu2Q8CfdrKyQn27vxY1qJYllZeEu8wzsA87oSqU2zmaXq/+6NQH+
Xqn5qrHHsES4tyWdIP00bJ+F+xhuyraMDcApMa6UKpB+BjcTwP1NVnX3yTMjtISqk5DwPOsQ56Ed
wsWG51hkGjFv8FlOi6ITkF8dkgW9rSANke0xiaVZghRh0gIMznEuj5Q6hApui9LBFWpZg/bhraku
yU5SJW9H+7JSpYLlOOOR62Mfhinho6FBxAXqY8MIQDL6Nvi6FSUBlQ+Xi9PXutff5W36oImiUlMo
vHocXpW5G92ve0JOdBPrw3X1cIigUSuw5iGVqlpfHZO9sj136nOZQRxUFZJcpwadQjh8Py3ZWfYG
Xz0Fa0yGhSKgd/zAC0o3B+voOb0H/Ob46ZhdkvE/8UQk6c1hsfHEZdBoIIzvC+Wlt9XjpzSs983K
UhEPjM1KVu8vvdxPIYibfmZpFWVCz8h5iaRriFb7+5/eYlDIpfqFq0sHP7jWsMi9ES0vI6SqcJAM
IiyX/SkH6QnQNTFJxT2v63vJR2GLydZqJcSWcxjvAda87hy94TBIk+voS4e/NYEnfN/lxdE7nMwd
6AftOqQCQeJqHc5H0gkR36JSbUXPh8mXq/rEbJviMHUB7q7vddj0+CVxv2gFfIaMEw5fgKV23VrC
5r7dC8K4MUDB43j/ejm2nfjW5sLyA9TeujW6jmPw7sT+c/0lTM8Ow5MC19kqRZFKPTezhCNxuA+9
O5/mcFZXaeHPhHqOzg6rKZWPPeEs/8oxAt0mRCQKbFnHj8C2eZMxMqyWHPMx4nnthj7ua/Jv1t3Z
oVGOx+9NV13oLD1vjax/2L8FNJ5GVTNGa9ApWyPTo1Q9oJLHUH9wJda+m5q7L0VbDh2z19TE6I/H
6KMbECq2U0sv7TH2BgJDlGAuj2H+9nwK3z6B1vl7Orn6TWHP740NLiluzsbUho5M+aCjN4fC7/XS
0AHVg4Usl5mGGRa4QzdKkWUoYuZxFXmrFhtI3Soh01zYAUvYM9mIOENR64Hz3Kb0Wz6QWuHjb6g0
z4MIM4ZLqDCFwd0togG7ttF55qoJj+yOiJBMyUQcPpY9qmY3B4elknjdYJN8rfmlfr8oRYwl9Tyb
4yp2J54ZUfRkPXERqy+szPT+c8QkDHFD4OP099XtaUM8Qlt8g4zw7UbdtFjkLn1RorJOG8GC77MQ
3Wb7csICnYR7TsvrDlb7iOTfJH5GU15ZhteKL4Uwo5I0Fcr0ctbUDQvP5Yqh3JIF8KBYmdEJq7hG
RqIUzbKUsV2uftR/P7eIhco2atjOCTb5uT+8/0y61dp0Tuuy64R4wd/teG7mwPG5YVWZzgePyl/w
YMmHpSg5eUdJpJiybn4G7EMzCUZMebuKurSrietc4y5XHITt6kmMTbZzx1DjyFm8D8qdWV2aOAUW
YFBi19QIffBdMglLqQrKnxgr4bOi7RsZ6yYcUCHqyWODeMjGgH48+pw3Y7ooIMNdpge80lKpDduP
qYmFShgZkf9cPXgXvlC3meMBhOtqlTw4n2iHJXjtA5qFwvhb0dP0QKtesNMDS+jnLlLOE6KRuAXW
mxTePx7KjJvVV8SQlfA2A/vr+vU0t4MatSAkX8rcpV/ZrMEzgjqiGuANUD3I2oujwKDidpodX3Es
yjZj+J3AlZKuITLQ0OR9dOu9JGhAx/Dw3cW7A8DiVa+Q79FI9Ed410puITxpXSJ1vBllsLidKwMa
SWf2MhY/WIE2fZkyT+jcBf7SsFXPSx8h4F3LViBwhIXydSM3uk1R9xhObe+Bfh7QwAb7skl59kVv
x6H+WVpHTat5sz0R55LutZUAws068aLd3EZC3Yxedgw0XsSzflBnzRRPxJrjATKCqFjugOqeQdi8
8HfUTKSAKxM02GOOUjBWAKyAvyPxNUJsghQcwCICOV5Z46pNGOm6eFqwN9whpRl89uEzdX/+Zylw
J4vmgPWv9mEcGewcZVq1L/OZUdJP4zjXGzhYNYrxZKkkkxuXw12liOVBrAXk6vJVJWB1PUTunwVf
tEJ+rWU4CSAvOS1jsmBivttsEOzDPChe9+kfu2KB2sVchnDSD2Y/yVwBKsvPCcrr3QSKFI4aCLLZ
eOxMJuWfywYcodjbSGZ7tN1AgetdERrFJO/3TTXEwkpra31wR5WIwem7vp2xBIojb9T5sKtDi8v9
asjUuS7VdzC0Rav7JyyZ/uyKSPgRFSIElg2BMPqNv3nyHOmmrzlbcpDP59RkH18VgoR+EhkFdnHj
TK5W2Aksvv1HcC/Uzwku98KtKo4ErcMIb8/to/nHNzKrTImFQR/67keYf6KdxVcgIYkAuxXenylS
PmaM/GgUnCu3Pqgs0JQlsnGkGZ3nzFQKZ4xQz4xBUSil5CByVYftui9soVNJtvTODtCQQKNH5kj0
uPmAxCakpUIdtCG+WDY/WelR7rUycqjcWHpgWkBvMi4CgwhavwPjIS2wFy9nbzU0+3+iaJbLIn1V
sQ5y8tliOfOKIhbOGGZtO82qrfYU/yvJkEjU0UBbAIYT/yYwZEzJHuT3RprpxdcnNUF4vh5ViflG
2W9P706XnEPr1tGwDjmhrAVmhrxQZxKKxB5NIyv8S1jCCGFsgW7SyMEa09UXtfhQpz1uW++knHlo
R+i1/0Pf0K28jeSLvgEL+J7y+Y+Wu+rHcJp1+r5/DiVkltQARE76SF1Z2Vbu7uGPweinioLdG4wZ
Mcf0k5Pm6sudUm2tMMWfSQILVrLL0m70dDAvTWfVA4IUNdx0dkF2fNmXZNDFWD9W8gO84judihS+
o2N4WLY7bufebXVZlx7hsgW0mMlEO6t00EoFJNaMShhfy2+hQT2wI12If9CW66VFdeyN9yPkOFHF
QXop9E0kkaXWqt6FyWMEcJLNjYdtwbVSWiouBwj5/NDE3NdqGsFOx8UlR3Q0sS5OqtgUYrbddQKl
Fa4Wn3ZiynRdSZ6bR4xCCq7dNNssS5ZDY8piI3gY2tjMUyVO7vbQreB64UTKV9yOhsSTjNmDzQfq
Yz7VauEuyicfeU2rzCiEV2oVIs6Us0y6caaBM5GkjvZU9iNb3ZWorHxYDYPIf5l5GOC2Tvz7kPtO
fEEm0qBvZEYcb8qwwv/fbSczhxCnjUh2b3m4oPPZkhKrdpQENjA5aO7L9uRjtY2XYkyrYeovFvB0
rUJfmU4E2A9HY2dtNzTy/GrXTRDWzAocxtSB0BOSUBomMLy+6nQx5obWmjuTh0NscAkpGCxmEx+X
LX2hP+oKjrvDaPalCn7YhKXhPABm2MdxOL82thbSt2XxxRD60T49lwQCUu45gbSlkcQ1NRgAbGjY
7XYz7h4dcNhlwFANYozlLlHshguhtj3R5T7iN1G5djvdxKHbOW/YdnfZlJY45sqd32FX29WHMJI0
vUaaOMi1gDEjsfRgDxi8StAbtJy6jBRt8ARfpxtvGBt5dk+Em0QPjOvcC7mUOBpPX6Q9X/Vbpifs
CYHYA2O+ec8Nrm5+Nn8Fmh13WOm7BV+HPWdrm+Y55GUZuLOl2OySobvqKouygb+lGHy5MIxb8Ihx
f9VUvgOeli8uDaZatbQnRT/u16YHyxh9wF5vf8WbB3nTClMzrxFs5ZkwjTQ7sqDAEb3cxlmUr306
k2MfyEb5Axs4hP4vDwV93SE+vfbceRuFxEbs3tA3eoCnNcjKYkWye9o3hJgVs0CrzyekMZIulMFF
RrCcRCR41Q/6YS1UIbRvaezZ2VsdNOWCID3H3UNRAgs0f1BtJl6tqTJyCQL4ljvJS/rnevx+uYB7
yvx3Q+11cnYnFJpOlIqlJn7lBA+BsX5FtiWuzmUwx7cv/R50tKy4po/PIcJ0aHaXst15u5clFfoW
RK3gNVJ+k2+7zi2EXKwNSUsMJzNLbwD8l+TNOY3MnBFNckjHu2IGkYkY0Vt5egUxv1rwOBd8LMWp
aZqVyFRbiDCjIZSuXzdpJLSRibaZ4hxqQeZBhAYS1OgjWk91tCr0tWI3vfX4FfP2ou4ar2DSVCuk
ouBwFSFN9LE0DLGTcHTD2SnFqq/IEydyhWuh/WZ8Jf6YTJofChs17QSlesHCbRoY4TdQorkQnC3f
8KASkGJx+EU1fpELZ5RBJpvwUhfjRr1BJWefWpcp6+gizInxn/61xTt79ysADnQZPT4koKKRMLBJ
M62KHutfehF5Cyaw6A1pCVt1POMw3KIgQP3mAvD6GjQJZU69GGk6wtvkJpFR/ShPMYD1Cta6Gl2m
4cICW/nDsF2N4EXcL5rgpOyGL3gQ7jPYj+cuQdfECoOBvcl7uIiP/kZ/AvZwjGjSHfktH7oKk8T2
KdMIxxym2nNVK2jTV/9luTsNn2Cb8z+deh/FXkHGN6kny/U/QD6ajysJ4xDRMsjFG4GfkBa8lRLk
GDQtP1Bh23Oa1EiS+g5Z1ZBzFX23W6C+coahzs1Vi4igJxKjvLba9AmHhp/q8mid+IhcIhXp8SCg
SR3JZlC1bQEvEzh2CAmwpb2H39GtSdkOz7PU9N8E9TXGcS5yFHinBDCVXw67RnpQtBNekr0Vai3o
QCptDRPOUoZg5MTs8YfalnzVNsh9jfAxW3Z87CEO6V8Xv4SNKnhEhJZRDqFHXjoMPa27eyoIdN9g
EgJFql6WGM7ybsjldiEFimLz/Xk8Kk651okODEBaDdCb9QleA3y3uxD/wx4C+YzJTf73PKgXdJtN
mBqeZI+8o2o5exew3nblWyCMbL1a4cFzZNWMz2qcOYU0+Yu697MlvqH0QQyI9BmX1h3SyNrYB7LJ
onlRN4BaVr15Yod1KcDpJZ1Cf5Lzaidkm4wEYli5mlOmJzq3nao9X7f6fEi/slfpCvyR27il7GvD
0uw9q7Z+mHTqnuWgAq/TCSanrR1ZzWaSRiwXl2txnhCX4fpOIe7h/QnBjAiPc0EO+TiFba/FD29d
vyRHIrjrkO7gdcL5ND+x4M5b2Q0QoGh2bgFV5J2vM5G+SSFyz1TRUIDD+m3ZUCnlpSpu1B3qi3W1
4W/f8l95nn6gMPJfnH83UQQxfR6HrAHocCM1vuf4DVy5WoiDOPfY0iU8HAY6w7GZyqvP/I0qaf6r
glwRGYFtXgI3H7pBqNw0OU/5mKLAIQZzPIT6w87LW/4Os7DvKmRCtbEw6TiXPJuEcPARG8O2rpXq
6pkk54R8HUrci6WN51heB8oxBRVt0EanDRjQpqPlAvDsN40F33DhBxVYbI0hoTW4tD+DS2neHg62
xqciJvVDJpFp+44KmLDc2CC1Fdy4SvcfX4ag21We7kT6B/CNMVgfCZmjG+WUTWFfNcpbRMdYFlsY
lOID8SlihZmn2Zbl7Zdf1kBWnSre3gj9LVjQl77w2FB+ie5coYrNztkzq0w0GTdUjM9srYP1iDuE
SceRDwRGEZsGHCdHSD8i6TcHSyFHU3ABJEQo3RGtLycnq20AdSh4POtJMkTuVeo9mG5YknLOHXk4
iMyVc5+xys7Dx/jt5wOzcXjc24aTUGZUEOnuAePe+Spag63waRX9bzA9hwxJEbA5Pii7Th/yg+WJ
XqfgX8k0xUM6mgYGHHtwlkc/upwR09vWIBtgtHcx9ByBFrMR5q+etSEsrdv1WveWNkXf+tzhGYEq
gJCW81ZOQE0l/o/BNj5tlVTzSXVUvd3fos6NRiFc5TLD5C0PR4f9f7th1BuBUernWRtnRhUt0SyA
y2fkR7LY5IwYPw6xD2bUcJs21aoeanlDXmaMe1qkO37DsBoPDStziwey1Ipkq5G7Lx1sdUCi7omB
hvEt4Pl3iB6slddsNclqCiPPZRwNEFFMHV6b6f76bj+dZ7uOqgs5W3XQySO6iB5mj/khm7LelwdF
4BirjzJJEBRI0HIhqrRa8kaUjx+EurCM4PXSIT0AKJIgGeScmv0n8bc1e5MCS1HCJFl4i7d8RCUQ
4C1/T9FMaCYEtOMCwpmY0wyEFS7kNjuZxhe7QcA6WRbR2tXc89IkogjKoK0A6IcdJ8BXhiTlq829
afsP5cRbUnjBSQbWGiLT9QbFfSHqTTCz/lne51t3gvfbyvMZ8slyiuLh6j10SWmBhDzPcGIbLPte
9uEyio0pFn8+0YeqvLK3y258Z7aPfSTs3YPn2UrKJGtO1vPsNaDldIOQ/szBuB+sWHxKFVULIbzk
V1YHrKMbQKtBeD919DNeMsoChMWmbKk1mAAu1CleHBZ1pK56FtH1e5yIHyZA4QV+q+GdPCMtz/Dj
4gvvBH7bwu2oMesr+gHYRDWbn07RQA2gqv3TEkFnC/MynnmAPbcp6ze1O9VKIUKtjj3AYcAcKvlL
DZyH22t5q80nNPfUlzP0V2w0RW0vO+euq5lokciuWoAdQubAtPzbgHulQad3zcdNS4MGSxqxREfC
to3CszW2X9iJ73313a4UQEiNIVJK12+mheGBXde55JFsqIdqw8np8cbsLI8M9kxlOtFh4yqwZV2e
vi7M1Py4RmwG6XB1f1XCp6GQXSYOyEd/5VGmSfQ5Ab6EO3Al2oM/Z277oXELur01a0Lb3Plm8q/e
Ty15oe9MOY1urL3y2v/dvFanC4+A3A7Sfxs26qn0FuEbArxhikj3TX5laqbLnBtrreAFwWG34zKl
ih2bGIy/e9W6imJ0Za2GmtphoGCO7xEmtkTVFq3nCw+Wz7L7bkfJ5tHEswGxNYwkZKSl+lTjhgY8
B9TCRRqa1OZaGh8ULGhGo2EkC/w5Q7hV7mfffFANMGCNFQvxoj/y5IVa35WBW0LORMlHmKldRXUn
mGAUnxCe4XsK57vZ5JM3sXd6659BlqrJr6ZoTCFTWEeEzg+0hEYKyuYIdDDF0CFwx4z7//J8X82c
0pKp0raq4qiPKg+tvlnhn7NzatTws0GUCT/rIZYdvjncAdLhDoKRWJOwP4HAF1UwGvBulIPW7dYX
sSh8Lv6vqgmdRqdgE+d7ehPNmkW0IhdlmAQpHPBOYs/VJp4OJ8AMDa9/+eIIW8RfOzDyb8G1Yf43
66grIT7gdGf5TxsyTsBYgZ4Gb8UFP9Ie7tgOrFApANKtZtGVFVc3mqRVTKNH9ZZXMW2jMqkmgWw3
2EnkXbLzzNXsq+2ZItRGE+xD+JdEnmcDELZhKFEwyQLe+F2S6FdxaG69E9ZERDm9BfGkc3HjTiyy
A3CeXsWh2365Rra/3T+94nS+irqosVx4fbcrkDC6ihUvjI0iOVF8f4Imr9dlH03KL8CmFqfAT7sX
edBtHxkovAzGC4m1N6Yv1K2qm+lgdqOemH1NJJjBkOwIoQ3wxB5ZB0Nct7e3u2X39sso6BdYKH+I
Itk34QkqnFbY77VtmO5qfGFxq6abWFRZ65xl5mZHkb0OIolJ71wYGZsSjhPtTlokYMyjBiYFaGI7
DSC1IgoyuzJCrwK7IVqa1N377F4t/MF69Ez5vZwHlz3pBq0Cc9CkyUBfD+yCLIXb2EnK+cB5A+f5
Fi4/6/1mrhtR6Mi6Xq9RP4SfZhXI5i0aTXQg9Sxcl21RhapgcgXb3OI9PwBJdnuO5NFVd3jGX9/3
rfhVoUARk8Mp8/xONVZnaIB0ABI3WQZ8dVDD641vxU4wOnL+j+WTXJBURWv5ePp+AlTgwOQ6EMsE
0POhSB+Ben2qLugKTAoPptbNGoDlsSVrEoUtUZ5u2e4YMwDMS/hMlD+if0lN4DbRbYan4rDwm3IK
mU6wFrpmcAHN4LOe5pGu/HH0Ul06KlErw3nMlYSskoNqMjecdC44sdGdVUShvSWCzFgpOFpEIwDn
6w/iEv+7RoiX8jYgj4VTHO03YAso+uEWJsjWoaF17/H5/1MveQ3i341KASUIOVc8fambGvrQmMXI
c6mbaXUqfRZJIBI8wLVgHYwaVQRrwdhwtBqL0vl2T4lOiSBlXVIk0OePr/c7INS0Owd8eRO+MP8N
4BltyYFnVrOH4QmyFvkabRMFv9GuIpRKAeGnzovUVqMFfL3OyHNuwDeOjdWgsHYGRxrYRCEU78nD
NUWZEEVSFO5QiqjaGq1ke+VBEZqeRH49xFlIVLj69UQNbnR/ixrkPR4ZxQe9sHzuKpgnQNRwyLiU
CrzvU3qZ5UXemeC0w0l194288d6Ol2/7R9v2ByYWUGlHQ2t9T1f4uYVOprPWWiAEckgrMKDmyIOl
0ZEzHo8B9sfw0qid2skyPLeRfYn/IITy+g+VwBKgrxaj2c5R8ufkDey9oFDradIpUjniiu0VcPrr
M9Lv2aGDZMzHKftxvdy0GOaYQxqkRb1AGtnU6Dn2VXVCds3euyCyGeAteGPueWiTQH4aWno/4jN2
ioygJoafT0Rk5Wysz25zDHgZfj0aeVmhsRr2h3joSyd+U0ABd4TuW58rGh4wesgXRUx95kEJTAEK
/krGEU1qKfVk79HSHlZkEq1Zy1pnUZ18ws7ulsLdSOaO3M9yuzZJVg0+JMHwUVdPFCPbgjRWwzeW
XTS6vEdkKd4NS7DEP1ub65PioxOlgUZbdQs0TCGGnBIM2r78Tl//jB509tgDAS/XUNRm5BiNwlkk
EYCuxvMIiJ7Rmj3qfJOFpIL0FacixFX/1XNXRQLL5Fomh0hmzLtVJHNHIUXFEV99JNh+18a9ytNL
6R9+gH6SsxlswDfV/JK7U1cKyHBoKUEmbK5hJP3vVE/zEJdvPdVEDN82rOVvC0TqF+Nwlgx8iHim
gdwEa1SGMOMrViGGiP38W1+oogfTdTjdnODvyxmmrKA3Wt7nLFgVJE/piCVTYlOLDA0kWklFbgW7
F6zDcRpI/JGSv9YaAvWcSF9Y2KDi1JceaaMTh7OWBY7QWbUiSm+hLMTirekGsSLh8Vv3MbKNCg9C
8tzwAUEeOckLYeJZX4GXZl7liA37Pt2tSFM3aGVQeqGOOiq/kdHRhndDp7lJ3ILncZFUFCxrWNAE
refnFrX1wOCVHsCbid/ZHLUFHeqSru2z5J0hAMYn/oRqpepkTbhGD9w2SXnMQ+Z6Mz7eQQ/p3qwt
7sy8cxgHhVoj5r7i7gSIuLDO8sf7ZlLUEyiN+VhZlqahvCWYqOLmQOmEnrV6EUCWNh4UMLg7yK86
62ET80GhDiw1q9cRgkMMj/V8FFIfjafGdioS4qdFhRJ9EYab5wMuyww3dx1wThl2TEn44rLthTJw
FAup1duKujd7fy4rmzWLrUxmGNPv+paH0pgugWLz7ZTWOUZ/U4aQ6O69uydzgXCxiwfZnmRv33TB
qXdCrG6qk3Y4atYwlf7Yp2QtIwQ3Qt/68mA8LCJs7O06KEqUqmB3TnB5UclxllvrfoDsnpZ0iJiv
J2sUeM21p3cCb8OhS3YHP+LBnYptFZibL5S77NtC5jvS5OdPXJsDIFw+DBvqTujlOBTYiMqbWnDh
AlB+J95JqeuV8sigPsJGa/bRzEt5ud+50Bgo7ArRmLKcKIkgwRDZ++jSocnGZ2l2JVe4EQqtTo4y
Wy5BkxYpzVdIcs7AfCbyy9VHKPDqmUOfPQEKg/ANq11DPCwW3pslkVAgjf9C+C9D7HWY66+qtLVU
HRKnExPuSV9RN/593KTlmjx48myH224BfDyDPk7E8Byp4A8DKG10G7XPvR8t8g8Vn6EJbuv/ZYyE
THRsXyRikl123RxssNHbrhl0Z1xFcIJmGktkaUon2RQDZ7X2VTeaD6aewkvmfPQKitmN5vk1rX2h
SfnX9KvbzkOH8WX2ZrV9rswarQ2na8ysVscFm8fuRt78QDglzZyzudRNttYFJqDAgihAajEeSfCS
DQ7ej3zptl1PDXWPuEF4SJnrLXIJqKWrlUEVnw0Y8nm+UcCX4x9b8C+7749DflrBGtvmxBw4U7fU
yQiXo5Vc4XC6orefBKXHj71In83eKYtYlZqbskvFrv8jknaDRUHXSiZ+AuCF3WEuSaEShkD1vod1
XLYkFxXvRdyPDLqOjdmI33EUpn+JewR7HH6iNnOEtRki8TT8EInZ++TDt8rAGmbaV+YP1LHlJEAi
VAYrzE0uujXep5wVX/yQfvZOV+5ncSfE0jS2CEmromCFemdCQ9ff1pNbD6xvMri+Oy0K2y0uaWRc
/OizhCr1ccHzMbEkW5IXk8iBk6GlTVqp8KiEQbpd1nhztrSl37Tv3xWBZ4XVlXLNdZ/3n52onk9w
W3YGXXT2wjx1+LZ2KdMMYxQIj5ioXDt30BPe4OLqvpYpxVHQ+9oSMMYYp3dHdeh528F9/zVuQ/p9
84uJP4jO3n9p5F8q9WNTCj1+iioBLJL94j/IzTkorQY2H174APjhGDFaE3PC7zVwacb5sNp8BJLb
GrkCGzo1NX3hvL8JpgdzJ5A/+A7/khxYrQZG1ZrKce/ROTr8m8XyEXAc8lSm7bxFdk7BTXqEYiLB
Lf57Tf60scVIYAjj90hF/ooxnmjaYlCqUxmnDwvCH81wNwwaoKhVayTEqcaW5/bhyzqY1nIYB+ae
g2Gx6n3t+WbzUsne4h7kfNJxMGwxle0BUxENT8xI/ORLarw77OkA3RPk53+O/iSAVQlt7wO/8M+Q
CzsEWPWIxzNAvRy5u1NcokHWEt5Mc189IrH/Qk8FifD2R8MDvZ6d/NPq++d9Ms69InXCuGysdgYE
Hascp3yKFnqPJGKHHU2tk0i4qOfJwxrKChshMwbKQwZoYyI5xno6iEOmCN4PsIBkVhtERRko/Iy6
m0/uJSLCPmdUC2KSit5irmelTSfRCkvkKDqdPdUsYQwarJwWWtE1HADTOyAphe04jdy/XoBsVYbY
rDHA/ayJtVvGpfbqYP1CmN66IAu6Ryc/CG9FlXHEcY3soenFLVhy6I9kNvAY50pkkrO6cPPowc7X
5+SK/a6F4HiR6BGm5J1s1ywOjVy6ULN75yzZeIUiKhUjmnpPisscX42j4boRSpQ/XFPAOQEvIa9H
XMqilQ5PRsY9jMfYJKnakleVZ8iWkNSOWuFe7lAhAuHWIdx4ZvkZfaBjLd3wvIeffHrXStjln2Bk
xnUi5iUFbR7JaF+SMaolgwKeBz91Rz0NKkskelLeHrdt4bZ+T/VOe98NDLDmVMExssCgZgUmwEnn
kS0jvMKi28sbXVNtweRWsHFzzE2GJ3sm++7oSFJFfzZfYFH95xhFYPtBfEW4gRcQJZeQY9tUV9oU
4mL8EFbXP9vGIok5EhCuMo1j21X1Y7FUGB9AiWwjb45O32jdsS8Jf3Mfb+mODsX4MgAmmmn38Iph
JPmmJfAd62cHhxgzOXjE2zftZe5I5QIpMaytiYhfNOYZLNHFN2hFZUJKwxSTgLcEaRZl3bKrcFFK
hKVAcq/oDDUuKObzz1cwh9/RPVaBC82ym78sSNU/ge5W2Q+jz9vXR1COYxINNOqH9apndcdKFhER
uZl24y2voSyfop62167vBn5PzedtDLP1nZGgaioKdEov2VeldOS7gZuM3loEVH6xJiT2D8CVGuNf
UeEgkmshl9u4wklAlk4duKzecZCTVeJwz9Vjk4r+ZbPid3Z5u/Urai7lZIgEmlOyG3cNbW+/K3jJ
mUUNT7x0Q4MyHYyNfOkzvThs5fMpoSdLgJ4eGbgWpt02bfPrsE8kBz+NZWODwXBRQeL2CgPhVop7
rkhqK/QgxX4KGn0PUTA/xA5hj/ZOltQRMZGx10sbxR266ZlkOb2kgtBrvJUT1Rl1voL5N4bJhTl3
mB8Thw3ttNSMtEgoopD+gcmWELdQ/yTyJmnzL1R66rEAg+H7AOtJg7zJ6EVPN413sM/0GEPpLQ+0
hiY7aOHOsCea2GL8lUFeoo6ll2N+1tNLaEnAc4sBYLmQjAzm0bJJ6tLoFR2vRf1LuoKLHmxMMBE6
l/OUMo/D/jACRGOjIjFowdmASSBlMeBzDeFUkizyrpf2t0JZo+jCSpa42nMs/1mWL4rPafZE9ZV6
FporVrQnerrYVpbC4DhLRjfFU4WH4JdE2lVZptpcoAHQBIIDmejOOCKxXv1Q6iQAyfrGQ4fdUXRe
7SucrGHqFqh53bdkPaaYYPg4keQwIa2xt/8EaDi2k0XPSFUwTIqp64HPm/3h9yeO510sV8ZLA6jw
sxqVUqbYIea6MbwlEL9onqf/olREWDaPEUmnZZq19+O1ouSfuIyU2Jgg2vio2uysbTLJ6fbRx/5k
7UQYSyXlQi7dkOk0ymRnZynG2wAbBnWUXoaRedbyJeWeTI8R/ZHXMc7PyJiCdAv7duzvaMZJgRUP
BIX5J7MOf7gIDp1d+aiXDkPN95mSEJFZXLutLqH6xoiTuC/WjJLw0B29MlP03BQZ4Lqj/HT1rq6e
PADl36wGJC9JLk/SIiCKr2nN14XK4kVERDWbi7FkTnwdp5Hj6cjKg7C3kgxr49kbfTPCLmWtgQmr
scBLc5NGNZvfURao7GQO3pNjU1sPJ7OecGTn5/OwjaFITvGv5XvnpSGs/W2aTZ8arIh09+K9OWr1
rsWUgSX68kMJpb/yEdQuEKiQxx2tOAlJK9d1d7qObBQtY1xXTZunL1Q/5EZjAZA37ehfRMMCqwQF
RhKFNfbxSiMho59+EnFPogjfy14Dit/d+X3ORklCbGRG03Gegay07yYCqP0QHVpxs6CVXSqAyfvT
uir+m0QAmt4VXefDfdpKHHuHOnMjmKwn/McFdwrGpL6d5gaPnLzQU7Vq1ddAIWcQT8nUbGlXv82A
hVJQ8CAneB3ppON6bXMa9S4tt8H2fZ8lWdPxvgf6uKtCwBXVe7pq8otCxTqmms6oqcoOntrrPdYM
mCvwEh4X2yQigQz+7+5dSjHSzJWsGKCdTwKSR1auj9u1JNHI91vApx7/oqVQ2sN3vU/6iN3IQZOs
rP8yKUIqc2vtqdw1o1CTcT15SIY6GaITahUUSTWExnAmEZODcflbcwpydfWaSlddY2oJyfaXmBHo
NFS9wimX+IUDcbbtCW1mUFxIDHflnMsi4j8eY2tu6KOXw3Piw1Bt6eqONFXiX9TE97bYIkCIW1Fi
TmwqqKu/2973cm3PY8wEH6P+okKkh76hJYi0lxIPpOr5R/OSz5KwLHAaR6uc0oR7/h4azBbadeWd
1IMh+ydDigcDiCF3cP31xTqOGXsdfMy6QiHfbprtOcKL6EFgWjnkAv8kj0AEiRvf1pd8tpBdKGAD
9v1+xFUoNdt7RUPKYRGcMNyAyABU56n/4RuPO4tX+15EM1Wn/2EBk5BgTfS6qo0TF+CgnZMmvtNW
Ux+VXR8XORge+N/7xbEsNsF83xiWVvCg/njcq0eiO4q5iaozu65VQCEx+NWSOE0VOViyksXHk4Gf
O/gfDAYLEgrzpBfhfXUoJplRRTb23VK7Bzm6NR9VIz/9OI/g3IiuU/iQFnQ7lxxoJYqyc8Cw4YTY
s5DRlTuUywngHJXzZrzwi1aEVEi/YfYBWEbeG0tU4KON5gXDX7Mz14cbYufH5iHN8Tmb+1sGRN5a
wZUHCSxegcgCMWNi4PEpBO/VrddU2KYpOUVV0SAyXxFjO/MfeexOZL8RMHToKuSOcP61dsVEbJNe
sM1CX8+b2sZXI6+Ix0fcQAPs70RrMosXfqDsSruRQJlhSEPaCL7J0Jr/0ew5oiL+HEpxYyyxo/tJ
xlMW6RaYVsef+0jW+safu0Bo6/Np5Q19QIA6z0uUi4y4CaumzyEiOaAQeRZ2WaHlKxLxrqZ4Lcqp
46w81/7b5EBiEMpAyZp+EUA/mK1suNMBBhaSePz14vOuSn+XLnXYX/AmX5dGYlwz2Kn9n4gfCxRM
ML5xbskfDOMgj14thEuRO/djNqbMt29KdndKutgpjHt5gcsiRuSTJT5A4HJunXU3yTnSRr/RF1I8
KJH/op2kmFNBHG71jAiWOeTagh9it2/QzijurW8rVnR16X5JstrtheRfiNlrUPsLgFL6gNU9YyER
I9es6N2R/q6qBLNxZgpfH/rN9M6NErRFS05y92iF8hrD79CLm2vDu9Cg54ttOZX7ZuPbprJLHQq7
hHnjE/Eb6gFynwwMAaXMJ3Y3VCoil/NF9knvgNogtYEhqQkSDkOainHUK4XY2bfuRgXIqpvlDxYP
l34QqxpMQsAUwR7trBDp0HikVcU3yyXA3QHJhsKBQxR3OLDRpjteV3zgxXfLb4uBEBpqukDM0aIo
bqKYeAFGNNYk9Nr/o+yBDc44vIlzALra0tvH2N2AR6cgPTvUAD5X6r7om5dmu618I1xIoqqqFzkr
0bypUBUH6Cw1pIn1VLdEDuZnjkQpbRPb4c0fkyt5db679aIki6R92Gp+gb4Ht2rjFa59chOcB6YF
f3jYkMg+eJf98ELGo8qpX43oVCqzce7q7unvVLOnfeYjgEcUIhrqC9wMhfczOPaUL4+UPU+2I3AF
7hIn2txDN8gJT8WNJV69Avy606dcAhQ9S9Qu1WWOS6wKDpW+OtWsUwNR6or+QeybE8X2kyXE0zEP
pUSTi4sZGgNdFHICREn0gUlPjyxWVhK7qW8LKiBYWuCr6+HfMl2hUkZuocbra++gN+I3Km5p7O90
/IvfzMO/SPwYUUjdcYSOjCrf4mIN36hFDBhz0+tvilcibeGkcKACl1imONSFRtsql7TfCeq07CVv
2UnTWdzvAXY/UHrCetXPbjiVSs2SNtG4c+B26FiTh7JlGWQCDijDIfwtUx97i+pQYBR5Le60Gh2R
K3Dke/NmW8MzE4faNNY4Kjy/64TiQjL41bMxcLjiivOC2MnzBCmZuUzVPiq8cUjfsDOV0pH/NIcG
qjF1euG6mO9LqcvPMU/+sLizwV8Er9+iGDLZBM52qFiXmHYktF/tKhTuNYRbf6hE6byb+NRiapOp
yX2uHoPVm2PjymPqPPI8fBrrq8dzCSgfxSh4sCTVe5UyTIfPUaoKjaRzmdPzSjdClEjmhb/CpX88
kQKXZH/lWnQkr5VYkX/Lh+Edo+kHWei0mdp4yowTVSJQJ2mO472XqEvBSmKkMU5rhnPHwJs2v7TS
JFSSE1pq7O7U+Zfbnq5KG+AC3212KflUIEBjh6aEIMt+2wV2Ip0ZCUN8+R+wy/qXJdYaoAb4wvCn
akzqLM0iDyB0k7oMQiW6iAi3tz7UPmxaxuvCD+gxOzwArmMt4DTz1dGIig5bs7wtkGJ5gdDO952t
7+Gnf4wNNw4zBcaSvZlJ+EB/SN6c3Nz5GCTw4PQdw/CIojFAkg/K5TiMhI22c0A5EmM/aJ6erpvu
q55rxJCGl3xyR7bCkPJHry0KTQW74sqO6b3BIciJQLbgxLyqOHGIRg3HUucw5+JqIdzTfcVTgVKy
2j975VtkKOBWyjnVVaOUkt8qSpOVq4lw/qZUkhRQnQQTO5G4nqoiY01REsDe88p/O89emUL92Fuo
guj2VW0pZkJy+FMAP/i9ugUP7jCB01MPRA4R4JnAFxgIBmOee2o8RkiX60ZJhrjXhjoSpXP2o6u/
FcnZl/plJvTIy4lEqZCoEPE4yjkw805LoZhWdKmc7MDMaghWKzqOzSA6lO6TWEQMkDA8yTC4zXne
/0HGVaDbSJ10TiLFLhEmOvLS4reGUbZEaeI2ptUQV0yt2gKsdhNrd3EtP2YgmFNJBQlsDvLbND7V
+Q8Ltk5L/pFJ+MVTt9o2LrOLFIg4n8R3ME7eF1amaWI6QcwXJGSFaufRqlKApphj6pMi7PGIdGXC
tsvfMUDkB4fi/00qoh0INMrkhBQ+hwX78anzlZGxvV/Sltd4EKH36NTYnkfTGG+LyaMaljdh7Zgq
615lxU6+nMSUogjxJRPGb7Lptnmd+/rBaV+BLn3jy2Rvn1RsrFNXA0emMkGeD1t4nR/5oiR/GJqY
+eLkySANCZkvtEqRrDOVLKi1QY7fVnHoIRh1KFsyMiYi0ge9IeNxFZVwqq8qRGDdQrnsjGXIee6O
dM9kgKk6JrXVeeV24aoUzpm7wuMBkvdw6/xQuGpGfGEjpPBik/QdFKYuIXtp8Foa9WeyWSSYUqAz
kzn3OJcdwGLl3FMPHqXOLCTw1SE0mp6Z/dJwPwAWzfc6PVgBB26s4yYph3Yl0gGVCuAibopm4WmY
fCBMwe3NaaYNQ7cUSE9l++rnnnlLt1SBJpRMM+W3F8Q0VxXTG1ZiWWck//zEWdu66q5ybgewYpgc
M/GO5NThuJb59VHqTQWvTDFsFwmVfAJuS7XKUJckdCxJgKily+8pPo7yI8h/oWA0fAPdTMLYxCEI
ihbnoRbjRQZat7DT0VThfrCCECXWMhPDqT+eSYOJW2VjHSzxOEuGHQukXUOZuvi7bX1gw7MTNjyY
HfrZjw5DeoeVw1jVgRCeIqghafQ2NuIsLeGEwXqL5sCN3vB0mw/zuJEtmMQwjOcBjcGMWVTB1lOa
juzDUPAsBC4/Z23GKgi+yo9+UXRBKHCWkdiJqnxcKykjVr7L594lfbh29JTXvO+DsKmcc7kQdUsf
3Xfd/HJ7lR2ezCrdYCkP+OX+CJdrl3fmRMPreNYxTsqed2UJRUDY9XuQLiLVpRXwcAjReINoVMdN
utMu8TKoTdmD17PP7Yc/QvIkWI9ZzK7Y5HBdPlAntTIm64kHDxg8DQg6dyV9DkWO+O86iD5B/gGZ
x9Y6+zyQf3ugZaHuVGQRSaYxk+3ZzGtcav3UX8xuEQR5o8p4OCXi5c4yNl4LVDTC86oPsoEOLq2/
5KjFjdAIujxjItByamfgMOETbVBLdX86WBl4VoIDnNVEg3UjieAERYoWMz1c4IlUvwsRuq5O1JQ2
dJRosoD3uhYSL5z0zrxfaGA8faFMHJCbUmTFR9hgXvdveQ02E+4jnQo/6ZniqRRCOkj49G5vtEP7
RX2TO7P6QFkjNmSqRy/sIekznqAr72cwdHLgoHy+SpexoVtuLQg/0lrrhTWMcRB8YO5C0OFb1qWc
13HtbCwOeXyemmVGC4QCr+caFjYzxEN0mmn+0aLZhGy/6/qhqYsy0RuuX+Zdz/5a/abdO/c+/MNL
vX7hfcizmo+y459evssWtE3QjJPg8P16n5tEwzFYrjVWSL2CIkLft1D3ffm8UfQk1RC0PA7HVOVB
XVjo15uSIQFC3bijlv37q3uSdJJ9mCRcjLkACpJNCRXVxdHwqtee43Mrz46ZcMsnPOLRZS265ssV
onu7aP9Pw4VKIvmTw6RzvaIwA1ndAwMfl1c+ucCE34ftd6WNC5JkQEwl0TaVL9K0Rt1ev0qoFbEW
hvegD+dWy83SMBQVFIu7Esud5TuPhN+VDL6c86L52cEe1wjyZfJX5rMqcyf23OaLPrsV8NknKcBo
If/vbF0oR1RgVr67snm1Nk0/D85V433CnRnJxQmGjjfBfkej7Du4tL1dc6tlVUCstD/2PNJoWXVz
PYSCIOPig5U8Oeyh7tAPo/hXpqsdwqg06vgZX6Hv6p5E8m1n++O4DhYgwz977h17ytg/4ugdIdzC
83hMN8acc1VZ9FNqONrS2CMvsv11VqfD4lYRH5ijYb5TFzaSAistGfBNoOH65OqSoeJkcYdVcJdu
XXaNqzdmInatjC9YMQVR1maQqrgZ6ZCK0tGE7sCYhd4E41A9K1coOslwhL8CQMVb8xl+8raN32cf
PNiVMC3zYYBZbDKBkacv4cQoaSBfT8l+jjHDviZDVsBxHederbX0sNYz9FXGfUxWL4i+gZZqWu/U
3Zv+UFiC5q7ynOIDCs2cgaicQHXlXw+XnTIZeJu8skwiJ4wpLkUQL0caJlJVbb3gNdytTYWnj61E
dxl5XqNs2EB3qGrrweNk9NUWZc9NfXKFyjdMK0aVaMqmEApym1uH+5nAhlwS+WZqTGMZTSV3Me9z
qrKsPAG6Y59N7Hzlgl9xAT+N0RVhFy0ipsloWVNHe80JwKErafbItH1TgxyHZdmkBrtfHnkoyvcc
fKRc+N2CWZHGYeqXMiv76DJYrybkS46zRUJXxDiAbHRM9Vtp3n+z0bo/ZifFB4/NvLCtwj2EhGgi
tkSEMxkhKK7HJBVKVjqCOHf8N9wd0MI21UHjC3I7WMu7091jE40dlCOJtt77ILHBJmTFh7SpFHYr
QIYYcyftHDEMRlLFLM5u19/+E1GtjtjSzMRVo9Eb6SHw9B3SS+W0JT1DF30XvJNbZ9TuU6rviWMY
utfqXyP6L9zG5tmn5+gGI3+Rua1IHPYs9JH7dv2E4xHGcwRe2wESUnZ4HG6JUb24eUaPXTcIW3ch
w0IYXqr06pgH+seNNR4kfh93AY6a9grNJ26lCwLGbaatRgL/ykexG2kuZe1gqJ7wckxF5GPJbm2H
QZqhfSHtqW6zg/HfAoSQ65RqX42wVB1GMLh/z14y1VDEAh4oqQUGyLdWMX8Tg4tjj4LuIvwMEFw+
Vq7mtvMwV2A8fNa2JN7oqgZQ7y+0XvjZx7J3hWUzApXrPF1rTK6kKlii0gHO27Wm23hw19QyqMvY
UQpaX23HDnMfSFtpvG2JSfAk2Ocdw+OhUUXa8yp4cehh/Ve0AFNqJIULnFwxBq98uGOjJnjKgEX+
smfZhm8ZL8sHKI+IlnlGAFW8iK7RPIeolOvuo9hyk+qbyo2LWa8GsQZPgA1QTw+ErjD5d65eOPKt
33CUg9bfCODX/XmL5orPKzoMCyfPAChMkYuEe2+gB+zSSj4bmx/cXuhKYdBOngrWPB8h90KwyW9N
mPXwENwokPZpfS7PJQmiTXnvLIEV+POUOzVmFNc8GdrfG25BEHRpPBa7z1lNzpjkuHbloqZNNnIz
MDSitXh0xBqLgsTIG+JcTyEjbn9hifyVx8Uim7jWERyWrPwigNigRaAIzPo4nRX+ZSIu8lDSWWMc
pVxZW8V67SGjfeQzmHJcOyVMHHAdc+ZtzCpo+ClmDmg7+i99YMuDEXUzliwHP0kno9Q+Hak0bZq2
DwJcV/cH9sLRNl9dIYLxEu1fPCi0vcoBUJ3d3aUEArCMUG3aE+mL4HkbgvyFXVNY8nDpF847/Eek
TdkdO0zdxvrugX2JQKmQvgRENMsq/o2uuwWobXGvi0bQMKLJVYQxBCrve9Y2BQus20EaRwtx9Wy5
mHz8xj3Hqi0kQy2dSN6toc3XnL7bYcKpgPD1YV/7lXKOfj2IiL5/ELeljryqKEsYLptL/D4DN80o
HxKrhjiC6fZ//NuPJdRrQs2Ah4CxmN42nffFV3rv3mz6T2P25RYRSc1iB/lbWeuJUrCXGFKZw4uU
iVD6B/Sgxo4rSgOWPgxH75sron7M3INQ3+4GtB+9QctUAp1PYam3QM4IzwzhofJMMjTsBNMygUAe
oIdVeuJvFN0zEXbj2X8hxJ5w4I4B4TbcPGZtArklENvRBtUos0Kho1fZbrZzIYP43goRI0difgJ8
J586ex2tqNeRMNasN9Q7hJlX7BSGxJoNq2QtRwJRBUxxp4/IjqegsmvLIAnoowMsErBGmvBjNNPF
UUNVEqfsbIEYsuW5xHjofNTYp8SXXwl+0goqjEtTG3kvn9sr5GHr8zLqalJIfZsRdgREm31sthBE
3fAQN/aHKn/WiqjXhclBwb733sANvYz68/5Pp+IkDMvHC3hb+Qy+NhgUgKL7TA/4+6XS3fENw/L4
mDPEaQrMCfJAw9l3wy2ZZzaDNGwr+oNTYjkkzQj29wtb8gNa8iPl5UjmD219zTMVrx5Llxs2BtlB
LzgrMX1bcslBP9SfpOius99tKm3TEUJXaRJ3Kc1OL0LtbN4lS9rmMcja7heCdq7QET8V1jYQy9ra
vAM3R7Aekm8qg5KLDxVuciQgh+ur5PPRgUYJkfQbNXNmupduGSP4gU21E3SMIPMwi0gKZl2QNDqh
JxKyt6UZJLrF9QaMy5kFW1qIzj43i3mWn6+7vwojyzvO92+yfXouNbGdmqSq5IjISRF45M5cEXta
fnN8rPCzPKp7nSEntopiGTLjVNS7qDS0aP5WksPxXLzu65vB02zvKae9+UaxhFumm6CU4ehvaVh5
ZVMObXSQJ6PyeWAKuntnuBgPot+pYpDEbQBq77szLGcqwAYsVu7LvoZy2oK4aL8y+lBe1kt3FQYU
MTfC+ZClqolQ2l86vFUSIc6NY/ETsmtac258iX/eh0TFa6GMVwkQRpCVf8op/2Un0W054hXraGOg
4MW8QyUUuGonN8lJldyfasA0EN/uf4pJdQnqLqNMZ6xOP/tPOshM+vY3eryjXg3bb0V/hIC+YWDv
wJHO36+Bq5F3G7OxiPpbQ//EIuOLlAVuLOP58aoU6qL6ZxeH6cotzPBrPCBOZqPAK1Tg2wO11YWa
MP0KOA1RyTIyhx4GMp6jlmb8O+pFPvYEiacoTSK3n1z0VgrsQA+3Qeo2KQl09KsPpsGanera53Y9
HAE9f+LMwoYesCdtw5PrAayoJDt4y7FzV9vnu20aXZ0ELipJbbqNxlp/Ekg6ZXiczGlxx8gnw1Nl
llQDzXTbkr3gGZafVsKINWG/s4ZRTGe1aleXqr7H28fPkr3ZF8kxNZf5IKVrMm4Yc/79vkg7O8rw
9hLAkH/EAZ8RBMQL2DopN2bgXmtf1YaQpr6k8c9GSIuNmM9TTzH78vycPSEzM1LOqG/soKRzcW8f
5mw0steIY51CBZTqkkhmiRJWTDRTrf9R963GPr4U8plalhwKrvn+PtSbUbdVU5vzSFpZ8JxrrUBd
CSzrQrWRS0iqUwLEXOqw3kxSzJwmqLoTmZgWN+3QhpJTMTZ+zz9iZH2xj3XyoLKFKxr8h4wjyLJV
pqRkiHhC+8BhWuiCAHu3DoXqZyiLzHbAuFTUp5PePqfVUQnOl9+2lrhN8TiJEFn1GLsYlYDjPqh5
GLI3lZ9Y3Ba49HvCrBBk++h7pY4dTOKRN4oFNxf4bLucTQbn5uCjo7v1h+WxHXvt+GebixrgbI4U
sqx3KP84qago8O+5i77Zz8GMgk47Fo6DKF/wBagH3tWEg/L9TzemnkKvpX4oT9bSixgJDCu/aOUk
q7lj6D9W4wmgwE6qPwg+zISNp7f6MSBGVXoufJT5MyHomiQeOS3v3pgwaluJHB51i5W57cz6i9Zo
0cth60zc0dmmLCMwCh1sBCXVTWFZ7EoNLnxjhUZVrlbGEmXoe8oCCa4GtnaZ8XGPnUkvABJe2dyG
Mx5Q2VDgkokpEcOaN9d1QqEDFjtrZJqVAWdBpqXRcbxAhA1p0Yyb0/06rt7DuhwCim9uoJ4Xnwtl
o2APMEP6rE9zEIEohgpgNqtkWfQig5e4DG9Pia7qmOll3MLu6+4ZuzMefBFskRRmKbsZRgoMbyTc
+GPcA09fqTh09neeAEZJxn5etJLEUv+3dVNNDXPdHxSyU7OrxghtHOVC/qsbVmHlBg9LXFH22LR4
WMFvd2Ipw2Tl9N7OUBkx0LEjO5qq+fZ+nq0745yo0OxUM9CWzp8cITimSBtL5/KqPgl9ym/B2W4N
DY6LJZkZSj5O04L1cHIvfEBTrJYfO1YekaYJj/TeojsXmRprD83CibueIyYJWzEdTPggUp6+ng9a
7cxVf5U6rc+HawUD+oci8Vrq0Mf5V06oFLdXfV9rK/zJ2wbDOS+G+7h1CJtw/RhT/t7scZvjMUlh
6wQNEgtHGidvz2omIW7Rs2GmfWA8Jr6TyvRlHdLx8WoE1H4kW2lBZTjbOk7ofvIn47/UroRi//aB
cKmj7rqXfkp1ZeSzminURxwTjPb3bFNTRF2zECEfhfn+1B7nWjxQIE0QckSaOmE1L7VTvBlqm0nN
HZ/UL3NeCUD0w01OZ2G04U+L/ZdrmyQfH5Y6QdNd1pyE2yT8IX89G5XkIeJEjP/RYvyqSZg1v1Q2
kkQUQeGaRunqkMH2JnhiVezss993vfw2kW8YgK1ovbcIzNLvWfCKeD4fHSuflGKZSGPCdM48aJl9
en6ltHBgSOJ5cfnVIZxAj+v3NiHQ6fjAMuUZ5xjlrkHxa8flcu4Q+yoTLJEZP20ISiRigd5ynWZ5
FS2CBnusw+Z37dhWDpErII6nOpSfo3yks+P3lHdDScp5bqKcS+R/0WOmfGMXSE0X1klrN7p8LZgk
X3x6+m9OSpp1eLnzv7kkh+Bo9fQ7bbtnsX/YqsH+mGKwPRNmQPcBzDQP0KeCxmiB+WUEDrqS8HWc
7UbO5Dz9WSqqw6Fo7TM7W8CZavqHS7+Jx+luSINy3k5igTc81HwBMM9hoKFvWl0fzMh5Dq4bub3Z
L9LZ1GgFKgwGYz8PlVBaWb8iRtmVCFXM0ovzPOVPHHSjIDjDIv2Owl+3NpbnbLxUZ6a7FH9dtiDP
pIimCJNhSbDN+CapbRO17GQa51JWL1GReqNTjBKoZuVi5L6bItaeFZ0BhvR+G9lJ+VC3glIcK0aJ
5MsDPTnoGfe0UUBpoTaoX7KF7ThoWyQg1FqEBbim5iohaFIcGvtzvRnPXSRNxcIXAFYkYNS4ENKA
iBz9sGDVMeWjjMa+ApkIkWY4siuhgZey2x0ekMdYBLy2BnjeVBDte4a6DCEnGpkaytrrh31O4GUd
+3v5RfXHuMLFvTqdI2aJSI4Fvszyr9jNQ19XcgQaUuzBENJyAaQxkvPgYR1mtii7KSuTAh1ubzS4
rZyh/qit4+vKvgtRU3DfMIT+7BM48QMV8dYFFimLzLxS9pu1MTaqMNKF71UhCJIgEDsRfp8xvzxj
wQsZfoNjacfV5trTvyVhp357jaMolUfxPnPLSsyfEkqb0/nTSfOG4VMMu0fClrJnDHCgI61Yn+ES
T6DUCdHgpltqpE12B2gKYHpUNv8kvjhZzzLCoXRDEK9fGdCCXC3AijyYwkxwXkYxejWeGdlTdFsi
LRO3LorRU2nWiYJDsSLRmFv38aKQJv77COMNV5GGnOVbqYntNZnHZyrFci9CJCJdjXx3n/bgez0F
UFim9lOd35bcb3YsTSDKxfa4gev+tV5FNZT1epVIV6tbqwtykKlD/uKQVwGRcFY+l9k36hKf01Xq
nCMwAM2jaYXcq4BchfK/+AiVlScBQMhVicuEalc/9G3Jo612lZTjk1PFqT1dfN0iAeTLzYyCN0CZ
DNvmdbSZJ7gVoaLSdwHhSdGR5la8B5PmIgyrgi1ymlP5G6JWsM+oOBiRedaLboZKKy907gm2aASk
OONpnp+qvs0gPHLCamwpk/GjYCjvwpmfdW40iQsuNR+4bfc7TfODHpOV2aLYcXdbbSObtvU0v5e9
RXVDeG2YKo45eSJVovXh0/7ypXIkvrdM6w2KNTgzYOoCIwjUfpvOyg0qqsLtZ8r3LUfvItzA2c8v
+LTNUZITbHLY2mwuEEoAEmogUlVPKbPG73fWOCCEOW/AcSPquEyPyKS5VczS8RyDvQ0gNdGp+gIc
ef0ubUhUsXD6eHb1i8KuWKKoKskZ8Cbyq9JixjmhGtIHYzEKB4SC6FHtRUbQUd3bd/K8oYi3906E
7Z2ms9B/HD+3yNoElVECMWjXSLabjYk52Zv3OauDSH/XeFCo7XXJNbYi0xrGwma5+jDwGt3PJo8U
yDdAJga0Ol7tCBtOgihaoMufZiZEpGAdzxyEyUEJTdXegWkh7NC28QTuThzSOGymY22ywMH0ZkkA
nmv0YnqIxiYYOaN2l4VVD3ImxEVLvqa0xBz86wmvh5R/3vNcHJq9yyfrB8upDNfmFBNaisJVTmrV
79m95hlX803hZ+mZcmLoMFXUnYmBtKNZNnohI724eq31xG+tBGJs18Wx5YgmrkRxhQ3ZsSXBCmSC
Orl5Vk3+9f22yWjaQA1SBw2KUsizr9H77GbyLSGFsdfzI5gQYn3nuwSP83B285aaYgo4j/dFzm2u
z13q8Os95FxgmLfl2DdQigB5hSf6pQT6go3VOJUPZ+CYUqaKXtDLMvDSbai4p/XHB4d9poUqUFoC
gDTy/0P+f15B+P2y5BallixwN0S2Zq1XTMZYAHL4abtIeZHCpBchmmeUS7aSJmSwXpAC9lUDYVhQ
WBaBg0G6k0wLLLySF7VREpyMdtxqGVFSs3v+fbLkOcLs5gTha7mKZlt9xvHkbPtpg5/tml2BfGMO
i7qfOs3SM+RBMZwzt6IimronRN+N6gLxEDYI84jOjIgNepCVpjfG02kT6XPND/Rb2SkF6G9Mi1pp
JEtehHsP3ylIJjMCRjW90Y4soXoKWIhGO9ZjgDo1+jMEV8XGgvytMpl83yN5KxTZ1glr1B8lb/Z9
IJKH5NmbcwxSi2DGBmeI/O9rg0LunualuJ7b/09YeLV9UlIG6+VE+g2Zd5zE8cWbGNCm9x3E8DHZ
86MKncDmPQCNpYXruMOI4JzZsFk4CYMV+GfnRFyM3kmEjZ/kBJYfH5bl3wUSVMVe0TTQCGGLFqFV
tkZs1U6lvCMieEixY47woRO49xw3dNwI/NCkYXmPjFBCW6Irw/zM0mDX32vAa/IgJnTCowOkhVTJ
0eq/poO1jOVBV2QW+mWtzoLn+9yCUto7LK9jRAVaBCaAGw3thr/mdDiB5l/70eNUVLHMSS8z8tLE
ZcUbv9aTtcqC/pCgpy3W1ZUttL6u+Hqr+8kcqqJ6eezz4nOoSomP7JkTQWzcrhuq3iYukLv5qsWV
M73XZbeohcAWn4stqrA17/0ihIzp1MVLJpy9hFx1CBdvOsz4ztsxlPagmMxV4ViE8kRntXr0tlFE
B5opYpO+WmYHe9A+2MORTtd5b36BFvF/5Yylx02PP8BMBryyz3lcT0mZRnymR7GYiyIP0VNCZ3TS
TSHjlMfEV1cma01Aw6peJs/E6mMXugTACIj6+p+PdssBNT0dGDj0tADogybIN9UNRmHvqG6Og/Yr
JFqOQPaeJNSHSltYniRo/jwhv7Q7ClKbxD0bPB9ediSqkqDeogC7Tlb0/UXkYQFMRB9CtxRaBra/
gPsFJiSqBJhOD/BLVyvc7BMnvMHs4A7+ReXiUTAl4lA0XJS74RN8kXbkmpDrl1v2MYm6MGDQHOcs
sUx77qAuEWHo2W5WKlZ23PlIZPGFVXM+tw4usVKeU8LSqrYCo5804l7cdYMwQOiDbJgTZLg5RiH3
ZHifKgAR5Ue83eSQerRh8TE9QMUA543fw2zO0nKOTUyJDSnnNuWW+F/PQJIrswA/LueOE//plZaG
BKZfHDilsA4t/w9L4+TyxNt739yfCMsncX5fOmSEmv65dDWPdtHtjy5TeFJ29AbxLSn4UEZpmvN3
gwmDOdZ1ho8WeYlTUn9aCdHi91EofjNOB6DtXH5v9BMtqCwZEb3dGhb7cIUpb2WF2ghmd2NIXCs0
Y/stbwHtbuXq3MZPBFCVvYz7Gtoqp7LlLCisIx4uf1GEc4G2Lgxp5SDQB3giX0AMsKv2rIVEylWg
w+Gyge0EDDe92Qm2oMiEorJIZ/iHZEHww9lBSFZAguaTGq53naz9bloC+hJbdCDiarecJLb8LP49
C8fvL/KxNt/cN1GYtQa+Bi2fWENZGlopdTXtVoc8ADYHURx2/kXNbjXHTCOnFiorAlMwAyEo+JlN
pY+piT65ZJ5WHY8O+TpjPPHqKfRtP9QrKa1sypAAYAgBYGxrzUiE87Eosua6ed22BdQYpuF37/kc
LRrkDqIk15Md4bQjQ30lTlft7fjf3Haws3jvdYthZB4hGVZ4IMT8sK5S2S09NLOJ2uLln0KwLZHn
yYLkqIka2mhalwEkoOZ9Y5HEqh8jWeIarrSujCZbeLK4fXDiApjR/dXk9ObFAuYroYpVY6VNRmd9
oD4Tvgg4mIm/P9ZOhphh5NavDikjr8vYsrB59+N5guthPNldea5sm3r7RgYiPReu6yX3L5w5WU/1
j6fs78h/XI+0NSioaYbCte6sfae3k428b15FOsh2VhOf7bj696BnUhzwEBLAf2+OOxwHxvmFtrx2
81CGoHJ/CZ2k8tCyxEYn+1KAWnSA0IYNasX2+ZZNSsPS2UsYcPMRrpXfh9/1vCMHrq9X3JbdQmRl
2M5uRrrreG16w6BroqzfrfQE9sLmXMjfl7q1egrjFnbXrzAkl2I2pQcnyMUPU/jsH+SrMg06uNae
Nk0r6HeERhp0q7c1GDtREyRlOYew9g7qNyiM/BDreEKOFygUSIO66MOWnoBA2fErQkzjLBZ5paL8
SoFxpVLOPeauYModWrI+BPoAJ645FFBuKOhGPyp6dymY50pijpuM6ryhVXXsbDl1GF/KbRt3zaiV
CbDuyjZf+4kJDKZwUx1ukDcfWPL4HsmVdxLLfZY1UPiHWIoTzl/fRpTOcItuqLZfKiJxew0AH/Of
v+EX5psM/lNA5QX+MJs8A2Fvvej9PsMPwaXmzl6Zgb+xdWexj2HuoKNRE8zBWktPbydXoMVAG+1u
fLiHzmkP4kEPFnSzwD0mw948f5nKXrZHx7shWqIHDVwoObDYzm9dhton08RItjkAd2GCqINCPTAt
ulI43w395kN/CjkTq6TYWivLObWMf8fw02LUTD7haccPz+Ycs83iH4DnBFIswst/ym9HhURegKL7
n1yN+iNn7WD2/rflZNA3eRPql7cK8X4y/nCH1IXg8QE3XVMIGH+dACo0vd89mimmKPBvw3nwD2Og
ZUr6O414vRKPVkCFj0R/dgH9aX0ed5EgJg2WqHWycMkxITf5uXQn4vLJtUmjMcSo9bbrdpjokRLE
v4k+YMuyuptD2phEk8GPUh50O3uRbOmEIQe3c1dSjC6AWLMZA2IFQgEZFV2i4zxoY3Yv2HtyKzsv
cqlGfgrv7qRZ7HkdvGibs3qiJiR8VTk0UzhjAYUga43N/iZftbyJVM2BcomXKZRrbPT1wSpU7yn+
+707dqd7+By6/qmRtv4/9riCyxHAsYUCUZG4jNDnJ6vdWLbeh9c+zUJsBRd9BlTnnnYBKiy25d4G
wbMlTJ7l51FaeECApy6lMIUkB2JA3sBPfw/G+uruAbfjMIGaOpfg8tWJZFzRsQ2W8Lc8kzweev9f
mD/m8u0n7SHnYuEVa9aLj8pGuhuGfOEMKQ0JGM/6FaBxYUHErcxrfsV6YGvE/iNeJIneVyzeQYGE
SwOhk/4xlAFt5GWdeBkfO8U5mbo/YPBBjUg81I3R0u/J0saHSWNL8Crx+jrCPWMYGiqRnSOpJ1eB
UfaCH1e1IWmjsF8W2wXpsCTkQyHCybtkYnlkU+nA5IJsjQ+tbFxCNmqQJlho29gSm5X/R63VZ2uP
+UeI9sHAwVInDIBUAvlzSOTWZMbLzvRXuPI/vO4tbLMN21DWED9sATE0TeYX56A8cb4n14Ns1z1e
hTbMpnK17JU6W8iGfttfknCXxGRbIa2ijOSAQ3fo9jHSp0hxPVKmVFmDpmgxpx6bKDBRUHimxoip
Thib5f1aqrFkb1uAt4VCeqAD6f4Oc3u8HTDHPVuTCwJZSzOswAI2P0aKyvKt4LSGm+SOHxgCueNn
P2sXIyNGHlYVTmuU8ePitp7hTksj1eKG9QN7jLlMqCIevBr8McUQgPZYiRJlsLMU1I9QoIVvflYk
ZppmZ140cFp2RK6u3XzuwdSVr1yJfZefR7x2UATlJAWdRZK3n/EzA5b2NrymwSekXOIwAREnLoYB
sv75qzrmVkOka78Xvvduezj9DWY/G5HRPsf5WhlR6qFibOHMck+ydM4oKFd+HYBmFd07czW80hOG
h4kLx/RNeG+YykJjlDdWgoqqYVC/c9nx40IWfJIZ1OQN6AJjl4mcIBYcGevYoBulBaYq0EuBCs/j
yYRkgkuptGSf5pWPyd1ReGTNGzvk6s4cWQsgyuOJous0T0/auk5zl2TSlIo1vuuIdMpTQi1W6buZ
6fgB+BK+3We0yV9gqmd1ID9AhaPtMEr2QIMXVZS/ZhA+3vJ1U7KAKTZEKXMD8b7PMqEkAYJ5BRqC
m4VxuT13D9NJygksnJbM2cZ3NTsbaku8x91XtetX5CfNR61ODFhjMgnpPG6jdr1PrBf763lQATkL
n50X3tDpq5JrlHXu3BJ7KzRl4fK1Ldaln+H0kuiMAIDRzCeyWsJ2FSzN9csFRT4vExlNRCXzzYUR
Qu9YGwh4J5FDZRwoK2Wy+kU9KcWEGo19Hi4CJaq81rweCrQlemiKfv7z6YbEi7pWbMoqR42cRKNy
mlCdLRGc4oGqC2LZ3O40c1fmDijT5YazOQaKh4JSnTerYYGRzsI8ZV2Rg6oA+ibk75sV3euEWk/P
4mUadurT/IRw5C3TnoKMxmm9fjCv97hzAAmC8dB/0BV9jYU/34a51FGo/6mfoH5Qk9HitTkam4OT
yz0alA8vvhE+/fhqBQ6wtQM+pvMMZZiRtMDWkwNFx640G+qu6kKKpd1zPV3tMkkRvGhUQrVM6XT+
qvJkYnJBW29dPXDmF01lszeP3B7VMokfeNbYUlmW17QK5ouAl8k+Oz4zCq1hMoe9pEpME43MIjYm
hWR4Y7iVWimYLv+jNwrP0QynrfamoJ0cVITe+sAP63XeSWMBoIBXqDsHP1zCEmfVqo/zl1M9n6n1
T4M5jjkHMf0B0DeYbcYgmXd5A3hCsOwQvaOGAHoR2J7z08YDXIkateqdDoeSA5tAVDu+55Ikc7SG
3vmDSicboedEmoQ9Mg7UmQRpjrODhYQefhtdEX3lMbvERCfzVCoTiAAwV2mJ5As2usOlzhXzfi4/
WVK7e0DwdHac1EU/IWHJiPjATsbxA+9TsanWnxK7dnqV5i0nUhFfYeAAPvlK8k+zE0vXTtNMDrHh
tF1428ff5/hX5FZeTIHFJYTAjxGrh7sn8UHgaEwYpQWHsAoMNW8YTBcIAr8B7DKPYVv/+PfXilIo
7bsEoDnWr5s20B5AKpMePTV1ST+q3uPLvvl7dk94AtN9dfXEYZWdWoYssUdrTY+Fn8CVBh3SHp/g
ovXXiX8waf+P8h5Q10EADqya3+rV8EJqEyiRmRvTKQBwNUu2fCPDF5JcsSci0u9hS4Mq2f1dJ2UU
he9arM/5jCi6bxplxuUQBr69cNNUtH+N1ya/hIX37sG350f20aZ+O2erTU0OPp3/bKr1lzVjbfg9
C8egDDIemiSuwFbBLbjoe9AMDtsaiHBrIZlSUlAYuQXh6POFlLG9VY8MIPcyEjmcUqfkO5tbqq4K
xS/UfKvp2vEfK1SRL5u3Q9jb/tlr2k894KL4WaAuyfIbHhyGz69PvovFHMk7r3yPpm1H3IcsBNvz
PkSiXAWMA93ztXIjtfGRsPS4dpQuPFIkUBkBifvdiXV2xn74MYnXINewekIQq+jbfMNIRLzvRx2M
W86yZbsu9WRCcc49Z8f2iy2sEO6Q9fVgTXVdXgYQmWcR20jn1pODRFFgyeqUih6Pv1duPQ6prBGs
O/Zkl2Rgp0Y6pIj8S83os1LZ6Ls9Vwd3Q0g3GOiICh361jm9qPYLTYphHYOCdenx3TLaRm+otWXT
zuj0Y/vKl50aiBm5RsExudlQElVtBK2tsEwYEO66uMUE+eNjjZKNQBp5PK3wCsS/XKFYy0Rfh4fO
mh2HB+Fo+Wen0pwg7HEEmcR0XAl6P0RwvIEr7PUuKQnyxPiMHDrE8xrd6164R8LFLqhtmYBlgPJB
zhWk06dDVVZXTMLxV3caLLRN4n/33GedobAq++2ihdofuVI1HN1gXQm3WjOrpKU/hnbGNOtCZ0eu
wJFN5dT/l/DzB3kWir/B0GPK6e1JlkC4m0Sk7PyEzDIxOy/jIWkimtw+gN4/zsuM4poKtRRPVrZB
FXsK9IsHp0X5/mRNQRgjQXmY/7qBW7iCq4i/5oUNHkLnElMP0Pl3j86jcfe1WTUi8lYyNFB8xQfs
VQNztwWwZVfIBzH+Yz3SEPKZTDNocc5pcTB/2rRXFQdTEbkio0Q0lSdUgliGiQTmmfXMZzodu7Jw
2sxZ/tOM+0JtlAm7q/BGVIRxespz29qKS1s18CtWldl2RYohhY30YWHrF/HLy2WM075M5UK+FtgS
+N84I+Ec99pWCD2KlPyIR4ruhGuL9jJr+4mx9czLbr3eOpHibjDDuaKAMtJraeJNWk09ESNw8CzW
TnXa7cZFjb0Bxt0CLqSxWv6VNgSAjCE/cWoIjymfF+lBehN4WtqWI1jOxHmf5hyk5LXX+rCfVNWn
7DRXNxupsAZmeU9Ck4AZqN8sX6FXwrAc9pn9ukSPBidrjJFZLEj8xkcVHj2CjBB5HZ2tN2C2cDJE
t9WBBiDko8oUGEbtq2q88xZ+aY4qGbU/zEL+43DrjayvvwImuqZMhNPgq7nFEWSkRNFsiBY0J14a
GTSwzjdZRlWOp3oMeCfLtY8jUktCUzaKg7PMBaI7YJhCdbfn8C0RrqO8omL9jRCEDruThrp1OtGI
Drg6dDom5PZdORbiJ7sQ9gNtYlYmOHbuty6BWEOEKWxjDwt2OMqXTpdL5KyUQFu+/E8Uv5KoUkeG
qGTUmA79Us4mRyvEwESF856vWP+7Zkp3V9tb7oWMt6vC4LYS+V3JoO4+S9l/5RSDn2Dk5NtOgymD
4PJeXLOheBN5Z2GCNtP6nwah7yM0RjxeVoXZbHprgA88RHYOHj7D9TIAMkOb3WalwbV2rbOQnCeX
yVo6APC+dbIsNnDsiCeNiIF8rtAUkS8/AGLT2I7XjVhL+vZZoT//LUNhMTcvV3M/w60fgunIT9/V
mnoT4QB9p26Y/OvrMRb8a48WCy8VpNpSKNVW/Gu3qeMCL1rD01ZvUoKeuFpkxpLlEWF+LPHQw5gE
gHgKtIUOsee8GdGz8Yk70xpj4Re2J7lf1r5ZapXF1x2D/pxPVIdTMTGs13Tal7aLUU46i+lNlZoz
dyF6W0nobcYLK/+KRWAm4dEXrRZXgKSru+H88xUlKxk1ON238ujMn61rvk8ax0o9zXEijFUYYUMo
7inPc3rp3V7UTm0T4qzUv1fxoRAl0vBdEDKEPfh5DSrin7xmGaZPYo3t6WQzOd0PZN3dsrRy6cdm
nC2R5/HhWlG5SSc5jwop/1tjI8xmS27TdpB1bZqLevBEbiFFl8S0x1TPktvH5m+QDUf99/gU/hbG
x22Z9qcPh1Eemq7Urb9wroCr4wwcqTlMc/MLSM5alAmU1xgHHMl2VReWr6GZVEK4C552U2c+VjC8
8koCbNlDtk7c
`protect end_protected
| mit | efae6c5ba1d408afe64c700def490413 | 0.94941 | 1.844042 | false | false | false | false |
Kinxil/VHDL_Projects | Mandelbrot/FSM.vhd | 1 | 1,499 | library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.CONSTANTS.all;
use work.CONFIG_MANDELBROT.all;
use IEEE.NUMERIC_STD.ALL;
entity FSM is
Port ( clock : in STD_LOGIC;
reset : in STD_LOGIC;
b_done : in STD_LOGIC_VECTOR (7 downto 0);
stop : in std_logic;
doneVGA : in std_logic;
start : out STD_LOGIC;
startVGA : out STD_LOGIC);
end FSM;
architecture Behavioral of FSM is
type type_etat is (init, inc,finish,writing,calcul);
Signal etat_present, etat_futur : type_etat;
begin
process(clock,reset)
begin
if reset='1' then
etat_present<=init;
elsif rising_edge(clock) then
etat_present<=etat_futur;
end if;
end process;
process(etat_present, doneVGA, stop, b_done)
begin
case etat_present is
when init=> etat_futur<=inc;
when calcul=>
if stop='1' then
etat_futur<=finish;
elsif b_done=X"FF" then --all iterators are done
etat_futur<=writing;
else
etat_futur<=calcul;
end if;
when writing=>
if doneVGA='1' then --all results have been written on VGA
etat_futur<=inc;
else
etat_futur<=writing;
end if;
when inc=> etat_futur<=calcul;
when finish=>etat_futur<=init;
end case;
end process;
process(etat_present)
begin
case etat_present is
when init=> start<='0';
startVGA<='0';
when calcul=> start<='0';
startVGA<='0';
when writing=> start<='0';
startVGA<='1';
when inc=> start<='1';
startVGA<='0';
when finish=>start<='0';
startVGA<='0';
end case;
end process;
end Behavioral; | gpl-3.0 | bb10861bfc299df2885b59921e14337d | 0.662442 | 2.980119 | false | false | false | false |
viccuad/fpga-thingies | pong/pong.vhd | 1 | 20,826 | -- Hecho para ser visto con tab size = 3
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity pong is
port (
ps2Clk: IN std_logic;
ps2Data: IN std_logic;
clk: IN std_logic;
reset: IN std_logic; --reset activo a baja!
segs: OUT std_logic_vector (6 downto 0);
altavoz: OUT std_logic;
hSync: OUT std_logic;
Vsync: OUT std_logic;
R: OUT std_logic_vector (2 downto 0); -- alconversor D/A
G: OUT std_logic_vector (2 downto 0); -- alconversor D/A
B: OUT std_logic_vector (2 downto 0); -- alconversor D/A
outTeclaQ: OUT std_logic
);
end pong;
architecture Behavioral of pong is
component ps2KeyboardInterface
port ( clk: IN std_logic;
rst: IN std_logic;
ps2Clk: IN std_logic;
ps2Data: IN std_logic;
data: OUT std_logic_vector (7 DOWNTO 0);
newData: OUT std_logic;
newDataAck: IN std_logic
);
end component;
type fsmEstados is (pulsadas, despulsadas);
signal estado: fsmEstados;
--señales PS2
signal newData, newDataAck: std_logic;
signal scancode: std_logic_vector (7 downto 0);
--señales VGA
signal senialHSync, senialVSync: std_logic;
signal finPixelCont: std_logic;
signal cuentaPixelCont: std_logic_vector (10 downto 0);
signal cuentaLineCont: std_logic_vector (9 downto 0);
signal comp1, comp2, comp3, comp4, comp5, comp6: std_logic;
signal Rcampo: std_logic_vector (2 downto 0);
signal Gcampo: std_logic_vector (2 downto 0);
signal Bcampo: std_logic_vector (2 downto 0);
signal Rpalas: std_logic_vector (2 downto 0);
signal Gpalas: std_logic_vector (2 downto 0);
signal Bpalas: std_logic_vector (2 downto 0);
signal Rpelota: std_logic_vector (2 downto 0);
signal Gpelota: std_logic_vector (2 downto 0);
signal Bpelota: std_logic_vector (2 downto 0);
--señales control
signal pixelPalaIzq: std_logic_vector (6 downto 0); --102 pixeles (1100110)
signal pixelPalaDer: std_logic_vector (6 downto 0); --102 pixeles
signal pixelPelotaVer: std_logic_vector (6 downto 0); --102 pixeles
signal pixelPelotaHor: std_logic_vector (7 downto 0); --153 pixeles (10011001)
signal arribaPalaIzq: std_logic;
signal abajoPalaIzq: std_logic;
signal arribaPalaDer: std_logic;
signal abajoPalaDer: std_logic;
signal horizontalPelota: std_logic; -- 1 = derecha , 0 = izquieda
signal verticalPelota: std_logic; -- 1 = abajo , 0 = arriba
signal moverPelota: std_logic;
signal cuenta1dec: STD_LOGIC_VECTOR(22 downto 0); --contador1decima
signal finCuenta1Dec: STD_LOGIC;
--señales teclas
signal teclaQ: std_logic;
signal clTeclaQ: std_logic;
signal ldTeclaQ: std_logic;
signal teclaA: std_logic;
signal clTeclaA: std_logic;
signal ldTeclaA: std_logic;
signal teclaP: std_logic;
signal clTeclaP: std_logic;
signal ldTeclaP: std_logic;
signal teclaL: std_logic;
signal clTeclaL: std_logic;
signal ldTeclaL: std_logic;
signal teclaSPC: std_logic;
signal clTeclaSPC: std_logic;
signal ldTeclaSPC: std_logic;
--señales sonido
signal ldScancode: std_logic;
signal buzz,onda,silencio: std_logic;
signal cuentaOscilador: std_logic_vector(17 downto 0);
signal clOscilador: std_logic;
--señales depuracion
signal st : std_logic_vector (2 downto 0);
begin
interfazPS2: ps2KeyboardInterface port map (
rst => reset,
clk => clk,
ps2Clk => ps2Clk,
ps2Data => ps2Data,
data => scancode,
newData => newData,
newDataAck => newDataAck
);
hSync <= senialHSync;
vSync <= senialVSync;
pantalla: process(clk, reset,cuentaPixelCont,cuentaLineCont,Rcampo,Rpelota,
Rpalas,Gcampo,Gpelota,Gpalas,Bcampo,Bpelota,Bpalas)
begin
--cont mod 1589 (pixelCont para sincronismo horizontal)
if (cuentaPixelCont = "11000110100") then
finPixelCont <= '1';
else
finPixelCont <= '0';
end if;
if(reset = '0')then
cuentaPixelCont <= (others => '0');
finPixelCont <= '0';
elsif(clk'event and clk = '1') then
if (cuentaPixelCont /= "11000110100") then --1588
cuentaPixelCont <= cuentaPixelCont + '1';
elsif (cuentaPixelCont = "11000110100") then
cuentaPixelCont <= (others => '0');
end if;
end if;
--cont mod 528 (lineCont para sincronismo vertical)
if(reset = '0')then
cuentaLineCont <= (others => '0');
elsif(clk'event and clk = '1') then
if (finPixelCont = '1' and cuentaLineCont /= "1000001111") then --527
cuentaLineCont <= cuentaLineCont + '1';
elsif (finPixelCont = '1' and cuentaLineCont = "1000001111") then
cuentaLineCont <= (others => '0');
end if;
end if;
--comparaciones
if (cuentaPixelCont > 1257) then comp1 <= '1'; else comp1 <= '0'; end if;
if (cuentaPixelCont > 1304) then comp2 <= '1'; else comp2 <= '0'; end if;
if (cuentaPixelCont <= 1493) then comp3 <= '1'; else comp3 <= '0'; end if;
if (cuentaLineCont > 479) then comp4 <= '1'; else comp4 <= '0'; end if;
if (cuentaLineCont > 493) then comp5 <= '1'; else comp5 <= '0'; end if;
if (cuentaLineCont <= 495) then comp6 <= '1'; else comp6 <= '0'; end if;
senialHSync <= comp2 nand comp3;
senialVSync <= comp5 nand comp6;
if (senialHSync = '0' or senialVSync = '0') then --no pinta
R <= "000";
G <= "000";
B <= "000";
else
R(2) <= ( (not (comp1 or comp4)) and (Rcampo(2) or Rpalas(2) or Rpelota(2)) );
R(1) <= ( (not (comp1 or comp4)) and (Rcampo(1) or Rpalas(1) or Rpelota(1)) );
R(0) <= ( (not (comp1 or comp4)) and (Rcampo(0) or Rpalas(0) or Rpelota(0)) );
G(2) <= ( (not (comp1 or comp4)) and (Gcampo(2) or Gpalas(2) or Gpelota(2)) );
G(1) <= ( (not (comp1 or comp4)) and (Gcampo(1) or Gpalas(1) or Gpelota(1)) );
G(0) <= ( (not (comp1 or comp4)) and (Gcampo(0) or Gpalas(0) or Gpelota(0)) );
B(2) <= ( (not (comp1 or comp4)) and (Bcampo(2) or Bpalas(2) or Bpelota(2)) );
B(1) <= ( (not (comp1 or comp4)) and (Bcampo(1) or Bpalas(1) or Bpelota(1)) );
B(0) <= ( (not (comp1 or comp4)) and (Bcampo(0) or Bpalas(0) or Bpelota(0)) );
end if;
-- --para pintar un damero y probar la generación de hSync y vSync:
-- R(2) <= ( (not (comp1 or comp4)) and (cuentaPixelCont(6) xor cuentaLineCont(5)) );
-- R(1) <= ( (not (comp1 or comp4)) and (cuentaPixelCont(6) xor cuentaLineCont(5)) );
-- R(0) <= ( (not (comp1 or comp4)) and (cuentaPixelCont(6) xor cuentaLineCont(5)) );
-- G(2) <= ( (not (comp1 or comp4)) and (cuentaPixelCont(6) xor cuentaLineCont(5)) );
-- G(1) <= ( (not (comp1 or comp4)) and (cuentaPixelCont(6) xor cuentaLineCont(5)) );
-- G(0) <= ( (not (comp1 or comp4)) and (cuentaPixelCont(6) xor cuentaLineCont(5)) );
-- B(2) <= ( (not (comp1 or comp4)) and (cuentaPixelCont(6) xor cuentaLineCont(5)) );
-- B(1) <= ( (not (comp1 or comp4)) and (cuentaPixelCont(6) xor cuentaLineCont(5)) );
-- B(0) <= ( (not (comp1 or comp4)) and (cuentaPixelCont(6) xor cuentaLineCont(5)) );
end process;
--########################## PINTAR JUEGO ###############################--
-- vertical: 479 limite de pixeles visibles
-- 120 pixeles -> 479 x= (479*1)/120 = 3.99 = aprox 4
-- 1 pixeles -> x
-- horizontal: 1257 limite de pixeles visibles
-- 153 pixeles -> 1257 x= (1257*1)/153 = 8.21 = aprox 8
-- 1 pixeles -> x
pintarCampo: process(cuentaLineCont,cuentaPixelCont)
begin
-- inicializacion
Rcampo <= "000";
Gcampo <= "000";
Bcampo <= "000";
--linea continua superior
if (cuentaLineCont(9 downto 2) = 8) then
Rcampo <= "111";
Gcampo <= "111";
Bcampo <= "111";
end if;
--red
if (cuentaPixelCont(10 downto 3) = 76) then --mitad del campo,pintar la red
if ( (cuentaLineCont(9 downto 2) > 8 and cuentaLineCont(9 downto 2) <= 16) or
(cuentaLineCont(9 downto 2) > 23 and cuentaLineCont(9 downto 2) <= 31) or
(cuentaLineCont(9 downto 2) > 39 and cuentaLineCont(9 downto 2) <= 47) or
(cuentaLineCont(9 downto 2) > 55 and cuentaLineCont(9 downto 2) <= 63) or
(cuentaLineCont(9 downto 2) > 71 and cuentaLineCont(9 downto 2) <= 79) or
(cuentaLineCont(9 downto 2) > 87 and cuentaLineCont(9 downto 2) <= 95) or
(cuentaLineCont(9 downto 2) > 103 and cuentaLineCont(9 downto 2) <= 111)
) then
Rcampo <= "111";
Gcampo <= "111";
Bcampo <= "111";
end if;
end if;
--linea continua inferior
if (cuentaLineCont(9 downto 2) = 112) then
Rcampo <= "111";
Gcampo <= "111";
Bcampo <= "111";
end if;
end process pintarCampo;
pintarPalas: process(cuentaLineCont,cuentaPixelCont,pixelPalaIzq,pixelPalaDer)
begin
-- inicializacion
Rpalas <= "000";
Gpalas <= "000";
Bpalas <= "000";
--pala izquierda
if (cuentaLineCont(9 downto 2) > 8 and cuentaLineCont(9 downto 2) < 112) then --dentro del campo:
if (cuentaPixelCont(10 downto 3) = 8) then --linea de la pala
if (cuentaLineCont(9 downto 2) >= pixelPalaIzq and
cuentaLineCont(9 downto 2) <= pixelPalaIzq+16) then--la pala en si (longitud pala= 16)
Rpalas <= "111";
Gpalas <= "111";
Bpalas <= "111";
end if;
end if;
end if;
--pala derecha
if (cuentaLineCont(9 downto 2) > 8 and cuentaLineCont(9 downto 2) < 112) then --dentro del campo:
if (cuentaPixelCont(10 downto 3) = 145) then --linea de la pala
if (cuentaLineCont(9 downto 2) >= pixelPalaDer and
cuentaLineCont(9 downto 2) <= pixelPalaDer+16) then --la pala en si (longitud pala= 16)
Rpalas <= "111";
Gpalas <= "111";
Bpalas <= "111";
end if;
end if;
end if;
end process pintarPalas;
pintarPelota: process(cuentaLineCont,cuentaPixelCont,pixelPelotaVer,pixelPelotaHor)
begin
-- inicializacion
Rpelota <= "000";
Gpelota <= "000";
Bpelota <= "000";
--pelota
if (cuentaLineCont(9 downto 2) > 8 and
cuentaLineCont(9 downto 2) < 112) then --dentro del campo:
if (cuentaLineCont(9 downto 2) = pixelPelotaVer and
cuentaPixelCont(10 downto 3) = pixelPelotaHor) then --la pelota en si
Rpelota <= "000";--Rpelota <= "111";
Gpelota <= "111";
Bpelota <= "000";--Bpelota <= "111";
end if;
end if;
end process pintarPelota;
--#########################################################################--
contadorMediaDecima: process(reset,clk,cuenta1dec) --contador mod 5.000.000 (de 0 a 4.999.999)
begin
if (cuenta1dec = "10011000100101100111111") then
finCuenta1Dec <= '1';
else
finCuenta1Dec <= '0';
end if;
if(reset = '0')then
cuenta1dec <= (others => '0');
finCuenta1Dec <= '0';
elsif(clk'event and clk = '1') then
if (cuenta1dec /= "10011000100101100111111") then
cuenta1dec <= cuenta1dec + 1;
elsif (cuenta1dec = "10011000100101100111111") then
cuenta1dec <= (others => '0');
end if;
end if;
end process contadorMediaDecima;
palas: process(clk,reset,arribaPalaIzq,abajoPalaIzq,pixelPalaIzq,arribaPalaDer,
abajoPalaDer,pixelPalaDer)
begin
--pala izq: cont mod 102 y pala der: cont mod 102
if(reset = '0')then
pixelPalaIzq <= "0110100"; --en medio: (120/2)-8 = 52
pixelPalaDer <= "0110100"; --en medio: (120/2)-8 = 52
elsif(clk'event and clk = '1') then
if (finCuenta1Dec = '1') then
--pala izq
if (arribaPalaIzq = '1' and (pixelPalaIzq > 9) and (pixelPalaIzq /= 9)) then --si orden=arriba and (todavia puede subir)
pixelPalaIzq <= pixelPalaIzq - '1';
end if;
if (abajoPalaIzq = '1' and (pixelPalaIzq < (111 -16)) and (pixelPalaIzq /= 111-16)) then --si orden=abajo and (todavia puede bajar)
pixelPalaIzq <= pixelPalaIzq + '1';
end if;
--pala der
if (arribaPalaDer = '1' and (pixelPalaDer > 9) and (pixelPalaDer /= 9)) then --si orden=arriba and (todavia puede subir)
pixelPalaDer <= pixelPalaDer - '1';
end if;
if (abajoPalaDer = '1' and (pixelPalaDer < (111 -16)) and (pixelPalaDer /= 111-16)) then --si orden=abajo and (todavia puede bajar)
pixelPalaDer <= pixelPalaDer + '1';
end if;
end if;
if (teclaSPC = '1') then
pixelPalaIzq <= "0110100"; --en medio: (120/2)-8 = 52
pixelPalaDer <= "0110100"; --en medio: (120/2)-8 = 52
end if;
end if;
end process palas;
pelota: process(clk,reset,verticalPelota,horizontalPelota,pixelPelotaHor,pixelPelotaVer)
begin
--vertical: cont mod 102 y horizontal: cont mod 153
if (reset = '0')then
pixelPelotaVer <= "0111001"; --en medio: (120/2) = aprox 57
pixelPelotaHor <= "01000110"; --en medio: (153/2) = aprox 76. la ponemos a la izq, en 70
elsif (clk'event and clk = '1') then
if(finCuenta1Dec = '1' and moverPelota = '1') then
--contador vertical
if (verticalPelota = '0') then
pixelPelotaVer <= pixelPelotaVer - '1'; --va hacia arriba
else
pixelPelotaVer <= pixelPelotaVer + '1'; --va hacia abajo
end if;
--contador horizontal
if (horizontalPelota = '0') then
pixelPelotaHor <= pixelPelotaHor - '1'; --va hacia izquierda
else
pixelPelotaHor <= pixelPelotaHor + '1'; --va hacia derecha
end if;
end if;
if (teclaSPC = '1') then
pixelPelotaVer <= "0111001"; --en medio: (120/2) = aprox 57
pixelPelotaHor <= "01000110"; --en medio: (153/2) = aprox 76. la ponemos a la izq, en 70
end if;
end if;
--controlador de movimiento
if (reset = '0')then
moverPelota <= '1';
horizontalPelota <= '1';
verticalPelota <= '1';
buzz <= '0';
elsif (clk'event and clk = '1') then
if (finCuenta1Dec='1') then --chequeo de colision
buzz <= '0';
--pala izquierda
if (pixelPelotaHor = 10) then --esta enfrente de la pala
if (pixelPelotaVer >= pixelPalaIzq and pixelPelotaVer <= pixelPalaIzq+16 ) then --choca con la pala
horizontalPelota <= '1';
buzz <= '1';
end if;
end if;
--pala derecha
if (pixelPelotaHor = 143) then --esta enfrente de la pala
if (pixelPelotaVer >= pixelPalaDer and pixelPelotaVer <= pixelPalaDer+16 ) then --choca con la pala
horizontalPelota <= '0';
buzz <= '1';
end if;
end if;
--campo arriba
if (pixelPelotaVer = 10) then --esta enfrente de la barrera =10
verticalPelota <= '1';
buzz <= '1';
end if;
--campo abajo
if (pixelPelotaVer = 110) then --esta enfrente de la barrera =110
verticalPelota <= '0';
buzz <= '1';
end if;
--fuera
if (pixelPelotaHor = 1 or pixelPelotaHor = 155) then
moverPelota <= '0';
buzz <= '1';
end if;
if (teclaSPC = '1') then
moverPelota <= '1';
horizontalPelota <= '1';
verticalPelota <= '1';
buzz <= '0';
end if;
end if;
end if;
end process pelota;
--maquina de estados con registros de flags-------------------------------------------------
controladorEstados: process (clk, reset, newData, scancode)
begin
if(reset = '0') then
estado <= pulsadas;
elsif (clk'event and clk = '1') then
estado <= pulsadas; -- estado por defecto, puede ser sobreescrito luego
case estado is
when pulsadas =>
estado <= pulsadas;
if (newData = '1' and scancode = "11110000") then --11110000: F0
estado <= despulsadas;
end if;
when despulsadas =>
estado <= despulsadas;
if (newData = '1') then
estado <= pulsadas;
end if;
end case;
end if;
end process;
generadorSalidaMealy: process (newDataAck, scancode, estado, newData)
begin
newDataAck <= '0';
clTeclaQ <= '0';
clTeclaA <= '0';
clTeclaP <= '0';
clTeclaL <= '0';
clTeclaSPC <= '0';
ldTeclaQ <= '0';
ldTeclaA <= '0';
ldTeclaP <= '0';
ldTeclaL <= '0';
ldTeclaSPC <= '0';
case estado is
when pulsadas =>
if (newData = '1') then --11110000: F0
case scancode is --registros de flags:
when "00010101" => ldTeclaQ <= '1'; clTeclaQ <= '0'; --Q=15
when "00011100" => ldTeclaA <= '1'; clTeclaA <= '0'; --A=1C
when "01001101" => ldTeclaP <= '1'; clTeclaP <= '0'; --P=4D
when "01001011" => ldTeclaL <= '1'; clTeclaL <= '0'; --L=4B
when "00101001" => ldTeclaSPC <= '1'; clTeclaSPC <= '0'; --SPC=29
when others => null;
end case;
newDataAck <= '1';
end if;
when despulsadas =>
if (newData = '1') then
case scancode is --registros de flags:
when "00010101" => ldTeclaQ <= '0'; clTeclaQ <= '1'; --Q=15
when "00011100" => ldTeclaA <= '0'; clTeclaA <= '1'; --A=1C
when "01001101" => ldTeclaP <= '0'; clTeclaP <= '1'; --P=4D
when "01001011" => ldTeclaL <= '0'; clTeclaL <= '1'; --L=4B
when "00101001" => ldTeclaSPC <= '0'; clTeclaSPC <= '1'; --SPC=29
when others => null;
end case;
newDataAck <= '1';
end if;
when others => null;
end case;
end process;
generadorSalidaMoore: process (estado) --genera st
begin
case estado is
when pulsadas =>
st <= "000";
when despulsadas =>
st <= "001";
end case;
end process;
conversor7seg: process(st)
begin
case st is
-- gfedcba
when "000" => segs <= "0111111"; -- cerrado: Locked
when "001" => segs <= "0000110";
when OTHERS => segs <= "1111001"; -- error
end case;
end process;
-----------------------------------------------------------------------------
outteclaQ <= teclaQ;
arribaPalaIzq <= teclaQ and not teclaA;
abajoPalaIzq <= teclaA;
arribaPalaDer <= teclaP and not teclaL;
abajoPalaDer <= teclaL;
biestableDTeclaQ: process(reset,clk,ldTeclaQ,clTeclaQ)
begin
if(reset = '0')then
teclaQ <= '0';
elsif(clk'event and clk = '1' ) then
if (clTeclaQ = '1') then
teclaQ <= '0';
elsif (ldTeclaQ = '1') then
teclaQ <= '1';
end if;
end if;
end process biestableDTeclaQ;
biestableDTeclaA: process(reset,clk,ldTeclaA,clTeclaA)
begin
if(reset = '0')then
teclaA <= '0';
elsif(clk'event and clk = '1' ) then
if (clTeclaA = '1') then
teclaA <= '0';
elsif (ldTeclaA = '1') then
teclaA <= '1';
end if;
end if;
end process biestableDTeclaA;
biestableDTeclaP: process(reset,clk,ldTeclaP,clTeclaP)
begin
if(reset = '0')then
teclaP <= '0';
elsif(clk'event and clk = '1' ) then
if (clTeclaP = '1') then
teclaP <= '0';
elsif (ldTeclaP = '1') then
teclaP <= '1';
end if;
end if;
end process biestableDTeclaP;
biestableDTeclaL: process(reset,clk,ldTeclaL,clTeclaL)
begin
if(reset = '0')then
teclaL <= '0';
elsif(clk'event and clk = '1' ) then
if (clTeclaL = '1') then
teclaL <= '0';
elsif (ldTeclaL = '1') then
teclaL <= '1';
end if;
end if;
end process biestableDTeclaL;
biestableDTeclaSPC: process(reset,clk,ldTeclaSPC,clTeclaSPC)
begin
if(reset = '0')then
teclaSPC <= '0';
elsif(clk'event and clk = '1' ) then
if (clTeclaSPC = '1') then
teclaSPC <= '0';
elsif (ldTeclaSPC = '1') then
teclaSPC <= '1';
end if;
end if;
end process biestableDTeclaSPC;
----- GENERACIÓN DE SONIDO --------------------------------------------------
oscilador18bits: process(clk,reset,clOscilador)
begin
if(reset = '0')then
cuentaOscilador <= (others => '0');
onda <= '0'; --reset biestable T
elsif(clk'event and clk = '1') then
if (clOscilador = '1') then
cuentaOscilador <= (others => '0');
onda <= not onda;
else
cuentaOscilador <= cuentaOscilador + 1;
end if;
end if;
end process oscilador18bits;
generadorSonido: process(clk,reset,cuentaOscilador,buzz,onda,silencio)
begin
if (cuentaOscilador = "010111010101001101") then -- comparador del oscilador
clOscilador <= '1';
else
clOscilador <= '0';
end if;
if (buzz = '0') then -- puerta NOR para generar silencio
silencio <= '1';
else
silencio <= '0';
end if;
altavoz <= onda or silencio; -- puerta OR para generar onda del sonido
end process generadorSonido;
----- FIN GENERACIÓN DE SONIDO ----------------------------------------------
end Behavioral;
| gpl-3.0 | 65ac3377d7517cc461ead1ff558ae001 | 0.586286 | 3.240896 | false | false | false | false |
wltr/cern-fgclite | critical_fpga/src/rtl/cf/field_bus_serial.vhd | 1 | 6,801 | -------------------------------------------------------------------------------
--! @file field_bus_serial.vhd
--! @author Johannes Walter <[email protected]>
--! @copyright CERN TE-EPC-CCE
--! @date 2014-12-01
--! @brief Field-bus serial interface.
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.nf_pkg.all;
--! @brief Entity declaration of field_bus_serial
--! @details
--! Provide a serial interface over NanoFIP.
entity field_bus_serial is
port (
--! @name Clock and resets
--! @{
--! System clock
clk_i : in std_ulogic;
--! Asynchronous active-low reset
rst_asy_n_i : in std_ulogic;
--! Synchronous active-high reset
rst_syn_i : in std_ulogic;
--! @}
--! @name Gateway communication
--! @{
--! Start of field-bus cycle
start_i : in std_ulogic;
--! Commands
command_i : in nf_command_t;
--! Serial data
data_o : out std_ulogic_vector(7 downto 0);
--! Serial data number
data_num_o : out std_ulogic_vector(3 downto 0);
--! Serial data enable
data_en_o : out std_ulogic;
--! @}
--! @name Serial communication
--! @{
--! Serial receiver
rx_i : in std_ulogic;
--! Serial transmitter
tx_o : out std_ulogic);
--! @}
end entity field_bus_serial;
--! RTL implementation of field_bus_serial
architecture rtl of field_bus_serial is
---------------------------------------------------------------------------
--! @name Internal Registers
---------------------------------------------------------------------------
--! @{
signal data_num : unsigned(3 downto 0);
--! @}
---------------------------------------------------------------------------
--! @name Internal Wires
---------------------------------------------------------------------------
--! @{
signal cmd_fifo_rd_en : std_ulogic;
signal cmd_fifo_data : std_ulogic_vector(31 downto 0);
signal cmd_fifo_data_en : std_ulogic;
signal cmd_fifo_empty : std_ulogic;
signal cmd_fifo_wr_busy : std_ulogic;
signal cmd_fifo_rd_busy : std_ulogic;
signal stat_fifo_rd_en : std_ulogic;
signal stat_fifo_empty : std_ulogic;
signal stat_fifo_data_en : std_ulogic;
signal tx_data : std_ulogic_vector(7 downto 0);
signal tx_data_en : std_ulogic;
signal tx_done : std_ulogic;
signal rx_data : std_ulogic_vector(7 downto 0);
signal rx_data_en : std_ulogic;
signal array_tx_busy : std_ulogic;
--! @}
begin -- architecture rtl
---------------------------------------------------------------------------
-- Outputs
---------------------------------------------------------------------------
data_num_o <= std_ulogic_vector(data_num);
data_en_o <= stat_fifo_data_en;
---------------------------------------------------------------------------
-- Signal Assignments
---------------------------------------------------------------------------
cmd_fifo_rd_en <= (not command_i.serial_data_en) and (not cmd_fifo_wr_busy) and (not cmd_fifo_rd_busy) and (not cmd_fifo_empty) and (not array_tx_busy);
---------------------------------------------------------------------------
-- Instances
---------------------------------------------------------------------------
--! Command FIFO
cmd_fifo_inst : entity work.fifo_tmr
generic map (
depth_g => 8,
width_g => 32)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_asy_n_i,
rst_syn_i => rst_syn_i,
wr_en_i => command_i.serial_data_en,
data_i => command_i.serial_data,
done_o => open,
full_o => open,
wr_busy_o => cmd_fifo_wr_busy,
rd_en_i => cmd_fifo_rd_en,
data_o => cmd_fifo_data,
data_en_o => cmd_fifo_data_en,
empty_o => cmd_fifo_empty,
rd_busy_o => cmd_fifo_rd_busy);
--! Status FIFO
stat_fifo_inst : entity work.fifo_tmr
generic map (
depth_g => 256,
width_g => 8)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_asy_n_i,
rst_syn_i => rst_syn_i,
wr_en_i => rx_data_en,
data_i => rx_data,
done_o => open,
full_o => open,
wr_busy_o => open,
rd_en_i => stat_fifo_rd_en,
data_o => data_o,
data_en_o => stat_fifo_data_en,
empty_o => stat_fifo_empty,
rd_busy_o => open);
--! Array transmitter
array_tx_inst : entity work.array_tx
generic map (
data_count_g => 4,
data_width_g => 8)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_asy_n_i,
rst_syn_i => rst_syn_i,
data_i => cmd_fifo_data,
data_en_i => cmd_fifo_data_en,
busy_o => array_tx_busy,
done_o => open,
tx_data_o => tx_data,
tx_data_en_o => tx_data_en,
tx_done_i => tx_done);
--! Serial transmitter
uart_tx_inst : entity work.uart_tx
generic map (
data_width_g => 8,
parity_g => 0,
stop_bits_g => 1,
num_ticks_g => 4166)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_asy_n_i,
rst_syn_i => rst_syn_i,
data_i => tx_data,
data_en_i => tx_data_en,
busy_o => open,
done_o => tx_done,
tx_o => tx_o);
--! Serial receiver
uart_rx_inst : entity work.uart_rx
generic map (
data_width_g => 8,
parity_g => 0,
stop_bits_g => 1,
num_ticks_g => 4166)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_asy_n_i,
rst_syn_i => rst_syn_i,
rx_i => rx_i,
data_o => rx_data,
data_en_o => rx_data_en,
error_o => open);
---------------------------------------------------------------------------
-- Registers
---------------------------------------------------------------------------
regs : process (clk_i, rst_asy_n_i) is
procedure reset is
begin
data_num <= to_unsigned(0, data_num'length);
end procedure reset;
begin -- process regs
if rst_asy_n_i = '0' then
reset;
elsif rising_edge(clk_i) then
if rst_syn_i = '1' then
reset;
else
stat_fifo_rd_en <= '0';
if start_i = '1' then
data_num <= to_unsigned(0, data_num'length);
stat_fifo_rd_en <= not stat_fifo_empty;
end if;
if stat_fifo_data_en = '1' and to_integer(data_num) < 6 then
data_num <= data_num + 1;
stat_fifo_rd_en <= not stat_fifo_empty;
end if;
end if;
end if;
end process regs;
end architecture rtl;
| mit | 25d6aefb74cdc3119877fec30f2ae061 | 0.449493 | 3.587025 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fslt_2AXI.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 0;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 8;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 0;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 1;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FADD_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 071a7c9dbdbc46c2d5bc5c59e6ca1aa2 | 0.567707 | 3.729005 | false | false | false | false |
jcowgill/cs-dacs-robot | Common/DataChangeDetectorTest.vhd | 1 | 1,530 | LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
ENTITY DataChangeDetectorTest IS
END DataChangeDetectorTest;
ARCHITECTURE behavioral OF DataChangeDetectorTest IS
COMPONENT DataChangeDetector
PORT ( SEND : OUT STD_LOGIC;
CLR : IN STD_LOGIC;
CLK : IN STD_LOGIC;
DATA : IN STD_LOGIC_VECTOR (5 DOWNTO 0));
END COMPONENT;
SIGNAL SEND : STD_LOGIC;
SIGNAL CLR : STD_LOGIC;
SIGNAL CLK : STD_LOGIC;
SIGNAL DATA : STD_LOGIC_VECTOR (5 DOWNTO 0);
BEGIN
UUT: DataChangeDetector PORT MAP(
SEND => SEND,
CLR => CLR,
CLK => CLK,
DATA => DATA
);
clk_process : PROCESS
BEGIN
-- Clock signal (4 MHz)
CLK <= '0';
WAIT FOR 125ns;
CLK <= '1';
WAIT FOR 125ns;
END PROCESS;
tb_process : PROCESS
BEGIN
-- Reset
CLR <= '1';
WAIT FOR 1000ns;
CLR <= '0';
-- Send some data down
DATA <= "000000"; WAIT FOR 1000ns;
DATA <= "000001"; WAIT FOR 1000ns;
DATA <= "000010"; WAIT FOR 1000ns;
DATA <= "000011"; WAIT FOR 1000ns;
DATA <= "000100"; WAIT FOR 1000ns;
DATA <= "000101"; WAIT FOR 1000ns;
DATA <= "000110"; WAIT FOR 1000ns;
DATA <= "000111"; WAIT FOR 1000ns;
DATA <= "000000"; WAIT FOR 500ns;
DATA <= "000001"; WAIT FOR 1000ns;
DATA <= "000000"; WAIT FOR 1000ns;
WAIT;
END PROCESS;
END;
| apache-2.0 | f2a9183925634b6d3417ff887a0db875 | 0.538562 | 3.787129 | false | false | false | false |
joalcava/sparcv8-monocicle | psr_modifier.vhd | 1 | 1,430 | library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity psr_modifier is
Port( crs1 : in std_logic;
ope2 : in std_logic;
alur : in STD_LOGIC_VECTOR(31 downto 0);
aluop : in std_logic_vector(5 downto 0);
nzvc : out std_logic_vector(3 downto 0)
);
end psr_modifier;
architecture psr_modArq of psr_modifier is
begin
process(crs1, ope2, alur, aluop)
begin
-- ADDcc y ADDxcc
if (aluop = "001000" or aluop = "01011") then
nzvc(3) <= alur(31);
if (alur = x"00000000") then nzvc(2) <= '1'; else nzvc(2) <= '0'; end if;
nzvc(1) <= (crs1 and ope2 and (not alur(31))) or ((not crs1) and (not ope2) and alur(31));
nzvc(0) <= (crs1 and ope2) or ((not alur(31)) and (crs1 or ope2));
-- SUBcc y SUBxcc
else
if (aluop = "001001" or aluop = "001101")then
nzvc(3) <= alur(31);
if (alur = x"00000000") then nzvc(2) <= '1'; else nzvc(2) <= '0'; end if;
nzvc(1) <= (crs1 and (not ope2) and (not alur(31))) or ((not crs1) and ope2 and alur(31));
nzvc(0) <= ((not crs1) and ope2) or (alur(31) and ((not crs1) or ope2));
--ANDcc, ANDNcc, ORcc, ORNcc, XORcc, XNORcc
else
if (aluop = "001111" or aluop = "010001" or aluop = "001110" or aluop = "010010" or aluop = "010000" or aluop = "010011")then
nzvc(3) <= alur(31);
if (alur = x"00000000") then nzvc(2) <= '1'; else nzvc(2) <= '0'; end if;
nzvc(1) <= '0';
nzvc(0) <= '1';
end if;
end if;
end if;
end process;
end psr_modArq;
| gpl-3.0 | 3a1659abfc29cdaf00a9990e686157a7 | 0.598601 | 2.609489 | false | false | false | false |
preusser/q27 | src/vhdl/queens/queens_chain.vhdl | 1 | 7,997 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
-------------------------------------------------------------------------------
-- This file is part of the Queens@TUD solver suite
-- for enumerating and counting the solutions of an N-Queens Puzzle.
--
-- Copyright (C) 2008-2015
-- Thomas B. Preusser <[email protected]>
-------------------------------------------------------------------------------
-- This design is free software: you can redistribute it and/or modify
-- it under the terms of the GNU Affero General Public License as published
-- by the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU Affero General Public License for more details.
--
-- You should have received a copy of the GNU Affero General Public License
-- along with this design. If not, see <http://www.gnu.org/licenses/>.
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
entity queens_chain is
generic (
-- Problem Size
N : positive;
L : positive;
-- Design Spec
SOLVERS : positive;
COUNT_CYCLES : boolean
);
port (
-- Global Control
clk : in std_logic;
rst : in std_logic;
-- Problem Chain
piful : out std_logic;
pidat : in std_logic_vector(7 downto 0);
pieof : in std_logic;
piput : in std_logic;
poful : in std_logic := '1'; -- Open-end as default
podat : out std_logic_vector(7 downto 0);
poeof : out std_logic;
poput : out std_logic;
-- Solution Chain
sivld : in std_logic := '0';
sidat : in std_logic_vector(7 downto 0) := (others => '-');
sieof : in std_logic := '-';
sigot : out std_logic;
sovld : out std_logic;
sodat : out std_logic_vector(7 downto 0);
soeof : out std_logic;
sogot : in std_logic
);
end queens_chain;
library IEEE;
use IEEE.numeric_std.all;
library PoC;
use PoC.utils.all;
use PoC.fifo.all;
architecture rtl of queens_chain is
-- Bit Length of Pre-Placement
constant PRE_BITS : positive := 4*L*log2ceil(N)-1;
constant PRE_BYTES : positive := (PRE_BITS+7)/8;
-- Inter-Stage Input Distribution
signal pful : std_logic_vector(0 to SOLVERS);
signal pdat : byte_vector(0 to SOLVERS);
signal peof : std_logic_vector(0 to SOLVERS);
signal pput : std_logic_vector(0 to SOLVERS);
-- Inter-Stage Result Stream
signal svld : std_logic_vector(0 to SOLVERS);
signal sdat : byte_vector(0 to SOLVERS);
signal seof : std_logic_vector(0 to SOLVERS);
signal sgot : std_logic_vector(0 to SOLVERS);
begin
-- Connect Subproblem Chain
piful <= pful(0);
pdat(0) <= pidat;
peof(0) <= pieof;
pput(0) <= piput;
pful(SOLVERS) <= poful;
podat <= pdat(SOLVERS);
poeof <= peof(SOLVERS);
poput <= pput(SOLVERS);
-- Connect Result Chain
svld(0) <= sivld;
sdat(0) <= sidat;
seof(0) <= sieof;
sigot <= sgot(0);
sovld <= svld(SOLVERS);
sodat <= sdat(SOLVERS);
soeof <= seof(SOLVERS);
sgot(SOLVERS) <= sogot;
-- Linear Solver Chain
-- Input @index i
-- Output @index i+1
genSolvers: for i in 0 to SOLVERS-1 generate
-- Widened Tap for this Stage
signal tful : std_logic;
signal tput : std_logic;
signal tdat : std_logic_vector(8*PRE_BYTES-1 downto 0);
-- Decoded Pre-Placement
signal bh, bv : std_logic_vector(L to N-L-1);
signal bu, bd : std_logic_vector(0 to 2*N-4*L-2);
-- Solver Strobes
signal sol, done : std_logic;
-- Computation State
signal Act : std_logic := '0';
signal Vld : std_logic := '0';
-- Result Buffer
constant BUF_LEN : positive := ite(COUNT_CYCLES, 48, 0) + 8*PRE_BYTES + 52;
signal Buf : unsigned(BUF_LEN-1 downto 0) := (others => '-');
signal Cnt : unsigned(log2ceil((BUF_LEN+7)/8-1) downto 0) := (others => '-');
alias Cycles : unsigned(47 downto 0) is Buf(BUF_LEN-1 downto BUF_LEN-48);
alias Pre : unsigned(8*PRE_BYTES-1 downto 0) is Buf(8*PRE_BYTES+51 downto 52);
alias Sols13 : unsigned( 3 downto 0) is Buf(51 downto 48);
alias Sols15 : unsigned( 3 downto 0) is Buf(47 downto 44);
alias Sols : unsigned(43 downto 0) is Buf(43 downto 0);
-- Streamed Stage Result
signal rvld : std_logic;
signal rdat : byte;
signal reof : std_logic;
signal rgot : std_logic;
begin
-- Input Tap
tap: entity work.msg_tap
generic map (
D => PRE_BYTES
)
port map (
clk => clk,
rst => rst,
iful => pful(i),
idat => pdat(i),
ieof => peof(i),
iput => pput(i),
oful => pful(i+1),
odat => pdat(i+1),
oeof => peof(i+1),
oput => pput(i+1),
tful => tful,
tdat => tdat,
tput => tput
);
-- Pre-Placement Expansion
expander: entity work.expand_blocking
generic map (
N => N,
L => L
)
port map (
pre => tdat(PRE_BITS-1 downto 0),
bh => bh,
bv => bv,
bu => bu,
bd => bd
);
-- Solver Slice
slice: entity work.queens_slice
generic map (
N => N,
L => L
)
port map (
clk => clk,
rst => rst,
start => tput,
BH_l => bh,
BU_l => bu,
BD_l => bd,
BV_l => bv,
sol => sol,
done => done
);
-- Computation Control
process(clk)
begin
if rising_edge(clk) then
if rst = '1' then
Act <= '0';
Vld <= '0';
Cnt <= (others => '-');
Buf <= (others => '-');
else
if tput = '1' then
-- Start
Act <= '1';
Buf <= (others => '-');
if COUNT_CYCLES then
Cycles <= (others => '0');
end if;
Pre <= unsigned(tdat);
Sols <= (others => '0');
Sols13 <= (others => '0');
Sols15 <= (others => '0');
else
-- Counting Cycles
if COUNT_CYCLES and Act = '1' and Vld = '0' then
Cycles <= Cycles + 1;
end if;
-- Counting Solutions
if sol = '1' then
Sols <= Sols + 1;
Sols13 <= Sols13 - ("11" & (1 downto 0 => (not(Sols13(3) and Sols13(2)))));
Sols15 <= Sols15 - ("111" & (not(Sols15(3) and Sols15(2) and Sols15(1))));
end if;
-- Result Output
if done = '1' then
Vld <= '1';
Cnt <= to_unsigned((BUF_LEN+7)/8-2, Cnt'length);
end if;
if rgot = '1' then
Buf <= Buf(Buf'left-8 downto 0) & (1 to 8 => '-');
Cnt <= Cnt - 1;
if Cnt(Cnt'left) = '1' then
Act <= '0';
Vld <= '0';
end if;
end if;
end if;
end if;
end if;
end process;
tful <= Act;
rvld <= Vld;
rdat <= byte(Buf(Buf'left downto Buf'left-7));
reof <= Cnt(Cnt'left);
-- Connect Result Stream
blkFunnel: block
-- Funnel-to-FIFO Interface
signal f2f_ful : std_logic;
signal f2f_dat : std_logic_vector(8 downto 0);
signal f2f_put : std_logic;
begin
-- Merge local Output with Result Stream
funnel: entity work.msg_funnel
generic map (
N => 2
)
port map (
clk => clk,
rst => rst,
ivld(0) => rvld,
ivld(1) => svld(i),
idat(0) => rdat,
idat(1) => sdat(i),
ieof(0) => reof,
ieof(1) => seof(i),
igot(0) => rgot,
igot(1) => sgot(i),
oful => f2f_ful,
odat => f2f_dat(7 downto 0),
oeof => f2f_dat(8),
oput => f2f_put
);
-- Stage Output through FIFO
glue : fifo_glue
generic map (
D_BITS => 9
)
port map (
clk => clk,
rst => rst,
ful => f2f_ful,
di => f2f_dat,
put => f2f_put,
vld => svld(i+1),
do(7 downto 0) => sdat(i+1),
do(8) => seof(i+1),
got => sgot(i+1)
);
end block blkFunnel;
end generate genSolvers;
end rtl;
| agpl-3.0 | 587d9d5d1f65995b7591cf5223ad1a75 | 0.552457 | 3.066334 | false | false | false | false |
malkadi/FGPU | RTL/init_alu_en_ram.vhd | 1 | 5,188 | -- libraries -------------------------------------------------------------------------------------------{{{
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library work;
use work.all;
use work.FGPU_definitions.all;
---------------------------------------------------------------------------------------------------------}}}
entity init_alu_en_ram is -- {{{
generic(
N_RD_PORTS : natural := 4
);
port(
start : in std_logic := '0';
finish : out std_logic := '0';
clear_finish : in std_logic;
wg_size : in unsigned(N_WF_CU_W+WF_SIZE_W downto 0);
sch_rqst_n_WFs_m1 : in unsigned(N_WF_CU_W-1 downto 0);
rdData_alu_en : out alu_en_vec_type(N_RD_PORTS-1 downto 0) := (others=>(others=>'0')); -- level 3
rdAddr_alu_en : in alu_en_rdAddr_type(N_RD_PORTS-1 downto 0) := (others=>(others=>'0')); -- level 1
clk, nrst : in std_logic
);
end entity; --}}}
architecture behavioural of init_alu_en_ram is
-- signal definitions -----------------------------------------------------------------------------------{{{
type st_alu_en_type is (idle, set_till_last_wf, check_last_wf);
signal st_alu_en, st_alu_en_n : st_alu_en_type := idle;
signal alu_en_ram : alu_en_vec_type(2**(PHASE_W+N_WF_CU_W)-1 downto 0) := (others=>(others=>'0'));
signal wrData_alu_en, wrData_alu_en_n : std_logic_vector(CV_SIZE-1 downto 0) := (others=>'0');
signal wrAddr_alu_en, wrAddr_alu_en_n : unsigned(PHASE_W+N_WF_CU_W downto 0) := (others=>'0');
signal we_alu_en, we_alu_en_n : std_logic := '0';
signal alu_count, alu_count_n : unsigned(WF_SIZE_W-1 downto 0) := (others=>'0');
signal finish_n, finish_i : std_logic := '0';
signal n_complete_wfs, n_complete_wfs_n : integer range 0 to 2**N_WF_CU_W := 0;
signal rdData_alu_en_n : alu_en_vec_type(N_RD_PORTS-1 downto 0) := (others=>(others=>'0'));
---------------------------------------------------------------------------------------------------------}}}
begin
finish <= finish_i;
process(clk)
begin
if rising_edge(clk) then
rdData_alu_en <= rdData_alu_en_n;
for i in 0 to N_RD_PORTS-1 loop
rdData_alu_en_n(i) <= alu_en_ram(to_integer(rdAddr_alu_en(i)));
end loop;
if we_alu_en = '1' then
alu_en_ram(to_integer(wrAddr_alu_en(PHASE_W+N_WF_CU_W-1 downto 0))) <= wrData_alu_en;
end if;
end if;
end process;
process(clk)
begin
if rising_edge(clk) then
if nrst = '0' then
st_alu_en <= idle;
we_alu_en <= '0';
alu_count <= (others=>'0');
finish_i <= '0';
wrAddr_alu_en <= (others=>'0');
wrData_alu_en <= (others=>'0');
n_complete_wfs <= 0;
else
st_alu_en <= st_alu_en_n;
wrAddr_alu_en <= wrAddr_alu_en_n;
wrData_alu_en <= wrData_alu_en_n;
we_alu_en <= we_alu_en_n;
alu_count <= alu_count_n;
finish_i <= finish_n;
n_complete_wfs <= n_complete_wfs_n;
if clear_finish = '1' then
finish_i <= '0';
end if;
end if;
end if;
end process;
process(start , st_alu_en, wrData_alu_en, wrAddr_alu_en, sch_rqst_n_WFs_m1, alu_count, wg_size, finish_i, wrAddr_alu_en_n, n_complete_wfs)
begin
st_alu_en_n <= st_alu_en;
wrData_alu_en_n <= wrData_alu_en;
wrAddr_alu_en_n <= wrAddr_alu_en;
we_alu_en_n <= '0';
alu_count_n <= alu_count;
finish_n <= finish_i;
n_complete_wfs_n <= n_complete_wfs;
case st_alu_en is
when idle =>
if start = '1' then
st_alu_en_n <= set_till_last_wf;
wrAddr_alu_en_n <= (others=>'1');
alu_count_n <= (others=>'0');
finish_n <= '0';
if to_integer(wg_size(WF_SIZE_W-1 downto 0)) = 0 then
n_complete_wfs_n <= to_integer(sch_rqst_n_WFs_m1) + 1;
else
n_complete_wfs_n <= to_integer(sch_rqst_n_WFs_m1);
end if;
end if;
when set_till_last_wf =>
wrAddr_alu_en_n <= wrAddr_alu_en + 1;
if wrAddr_alu_en_n(PHASE_W+N_WF_CU_W downto PHASE_W) /= n_complete_wfs then
wrData_alu_en_n <= (others=>'1');
we_alu_en_n <= '1';
else
if to_integer(wg_size(WF_SIZE_W-1 downto 0)) = 0 then
st_alu_en_n <= idle;
finish_n <= '1';
else
st_alu_en_n <= check_last_wf;
end if;
end if;
when check_last_wf =>
wrAddr_alu_en_n(PHASE_W-1 downto 0) <= alu_count(PHASE_W+CV_W-1 downto CV_W);
if to_integer(alu_count) < wg_size(WF_SIZE_W-1 downto 0) then
wrData_alu_en_n(to_integer(alu_count(CV_W-1 downto 0))) <= '1';
else
wrData_alu_en_n(to_integer(alu_count(CV_W-1 downto 0))) <= '0';
end if;
if to_integer(alu_count(CV_W-1 downto 0)) = CV_SIZE-1 then
we_alu_en_n <= '1';
end if;
alu_count_n <= alu_count + 1;
if to_integer(alu_count) = WF_SIZE-1 then
st_alu_en_n <= idle;
finish_n <= '1';
end if;
end case;
end process;
end architecture;
| gpl-3.0 | 5b6bf8082eae014d7030b1ec5d8c2e18 | 0.495952 | 3.084423 | false | false | false | false |
preusser/q27 | src/vhdl/PoC/io/io_FrequencyCounter.vhdl | 2 | 3,850 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
--
-- ============================================================================
-- Authors: Patrick Lehmann
--
-- Module: TODO
--
-- Description:
-- ------------------------------------
-- TODO
--
-- License:
-- ============================================================================
-- Copyright 2007-2014 Technische Universitaet Dresden - Germany
-- Chair for VLSI-Design, Diagnostics and Architecture
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-- ============================================================================
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
library PoC;
use PoC.utils.all;
use PoC.physical.all;
entity io_FrequencyCounter is
generic (
CLOCK_FREQ : FREQ := 100 MHz;
TIMEBASE : TIME := 1 sec;
RESOLUTION : POSITIVE := 8
);
port (
Clock : in STD_LOGIC;
Reset : in STD_LOGIC;
FreqIn : in STD_LOGIC;
FreqOut : out STD_LOGIC_VECTOR(RESOLUTION - 1 downto 0)
);
end;
architecture rtl of io_FrequencyCounter is
constant TIMEBASECOUNTER_MAX : POSITIVE := TimingToCycles(TIMEBASE, CLOCK_FREQ);
constant TIMEBASECOUNTER_BITS : POSITIVE := log2ceilnz(TIMEBASECOUNTER_MAX);
constant REQUENCYCOUNTER_MAX : POSITIVE := 2**RESOLUTION;
constant FREQUENCYCOUNTER_BITS : POSITIVE := RESOLUTION;
signal TimeBaseCounter_us : UNSIGNED(TIMEBASECOUNTER_BITS - 1 downto 0) := (others => '0');
signal TimeBaseCounter_ov : STD_LOGIC;
signal FrequencyCounter_us : UNSIGNED(FREQUENCYCOUNTER_BITS downto 0) := (others => '0');
signal FrequencyCounter_ov : STD_LOGIC;
signal FreqIn_d : STD_LOGIC := '0';
signal FreqIn_re : STD_LOGIC;
signal FreqOut_d : STD_LOGIC_VECTOR(RESOLUTION - 1 downto 0) := (others => '0');
begin
FreqIn_d <= FreqIn when rising_edge(Clock);
FreqIn_re <= not FreqIn_d and FreqIn;
-- timebase counter
process(Clock)
begin
if rising_edge(clock) then
if ((Reset or TimeBaseCounter_ov) = '1') then
TimeBaseCounter_us <= (others => '0');
else
TimeBaseCounter_us <= TimeBaseCounter_us + 1;
end if;
end if;
end process;
TimeBaseCounter_ov <= to_sl(TimeBaseCounter_us = TIMEBASECOUNTER_MAX);
-- frequency counter
process(Clock)
begin
if rising_edge(Clock) then
if ((Reset or TimeBaseCounter_ov) = '1') then
FrequencyCounter_us <= (others => '0');
elsif (FrequencyCounter_ov = '0') and (FreqIn_re = '1') then
FrequencyCounter_us <= FrequencyCounter_us + 1;
end if;
end if;
end process;
FrequencyCounter_ov <= FrequencyCounter_us(FrequencyCounter_us'high);
-- hold counter value until next TimeBaseCounter event
process(Clock)
begin
if rising_edge(Clock) then
if (Reset = '1') then
FreqOut_d <= (others => '0');
elsif (TimeBaseCounter_ov = '1') then
if (FrequencyCounter_ov = '1') then
FreqOut_d <= (others => '1');
else
FreqOut_d <= std_logic_vector(FrequencyCounter_us(FreqOut_d'range));
end if;
end if;
end if;
end process;
FreqOut <= FreqOut_d;
end;
| agpl-3.0 | 222fd6b56733a25893e70a366ba89194 | 0.604416 | 3.588071 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fadd_fmul_fsqrt_2AXI.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 1;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 69957a8946f24f03a2334b7e3b6d6f85 | 0.567707 | 3.729005 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/var1_rx.vhd | 1 | 4,233 | -------------------------------------------------------------------------------
--! @file var1_rx.vhd
--! @author Johannes Walter <[email protected]>
--! @copyright CERN TE-EPC-CCE
--! @date 2013-10-24
--! @brief NanoFIP VAR1 receiver controlling JTAG TRST.
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
--! @brief Entity declaration of var1_rx
--! @details
--! NanoFIP VAR1 packets are controlling the JTAG TRST output. The first byte
--! either sets TRST high or low.
--!
--! 0xDB sets TRST to '1'
--! 0xA5 sets TRST to '0'
entity var1_rx is
port (
--! @name Clock and resets
--! @{
--! System clock
clk_i : in std_ulogic;
--! Asynchronous active-low reset
rst_asy_n_i : in std_ulogic;
--! Synchronous active-high reset
rst_syn_i : in std_ulogic;
--! @}
--! @name Receiver interface
--! @{
--! Data is ready to be received
rx_rdy_i : in std_ulogic;
--! Read address
rx_addr_o : out std_ulogic_vector(6 downto 0);
--! Read enable
rx_en_o : out std_ulogic;
--! Read data input
rx_data_i : in std_ulogic_vector(7 downto 0);
--! Read data input enable
rx_data_en_i : in std_ulogic;
--! @}
--! @name VAR1 interface
--! @{
--! JTAG TRST
jtag_trst_o : out std_ulogic;
--! @}
--! @name Error flags
--! @{
--! Read-write collision
err_rw_coll_i : in std_ulogic;
--! Interface busy
err_bsy_i : in std_ulogic;
--! VAR not ready
err_not_rdy_i : in std_ulogic;
--! Wishbone bus acknowledge timeout
err_timeout_i : in std_ulogic);
--! @}
end entity var1_rx;
--! RTL implementation of var1_rx
architecture rtl of var1_rx is
---------------------------------------------------------------------------
-- Types and Constants
---------------------------------------------------------------------------
--! Base address for data payload
constant base_addr_c : natural := 2;
---------------------------------------------------------------------------
--! @name Internal Registers
---------------------------------------------------------------------------
--! @{
signal en : std_ulogic;
signal trst : std_ulogic;
--! @}
---------------------------------------------------------------------------
--! @name Internal Wires
---------------------------------------------------------------------------
--! @{
signal wb_if_err : std_ulogic;
--! @}
begin -- architecture rtl
---------------------------------------------------------------------------
-- Outputs
---------------------------------------------------------------------------
rx_addr_o <= std_ulogic_vector(to_unsigned(base_addr_c, rx_addr_o'length));
rx_en_o <= en;
jtag_trst_o <= trst;
---------------------------------------------------------------------------
-- Signal Assignments
---------------------------------------------------------------------------
-- Combine errors into one signal
wb_if_err <= err_rw_coll_i or err_not_rdy_i or err_timeout_i or err_bsy_i;
---------------------------------------------------------------------------
-- Registers
---------------------------------------------------------------------------
regs : process (clk_i, rst_asy_n_i) is
procedure reset is
begin
en <= '0';
trst <= '0';
end procedure reset;
begin -- process regs
if rst_asy_n_i = '0' then
reset;
elsif rising_edge(clk_i) then
if rst_syn_i = '1' then
reset;
else
en <= rx_rdy_i;
if rx_data_en_i = '1' then
if rx_data_i = "11011011" then -- 0xDB
trst <= '1';
elsif rx_data_i = "10100101" then -- 0xA5
trst <= '0';
end if;
end if;
-- Reset on error
if wb_if_err = '1' then
reset;
end if;
end if;
end if;
end process regs;
end architecture rtl;
| mit | 15120a2c3fb8739d088a5d8820e57f19 | 0.395228 | 4.53212 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip/wf_rx_deserializer.vhd | 1 | 34,328 | --_________________________________________________________________________________________________
-- |
-- |The nanoFIP| |
-- |
-- CERN,BE/CO-HT |
--________________________________________________________________________________________________|
---------------------------------------------------------------------------------------------------
-- |
-- wf_rx_deserializer |
-- |
---------------------------------------------------------------------------------------------------
-- File wf_rx_deserializer.vhd |
-- |
-- Description De-serialization of the deglitched "nanoFIP FIELDRIVE" input signal FD_RXD and |
-- construction of bytes of data to be provided to: |
-- o the wf_engine_control unit, for the contents of ID_DAT frames |
-- o the wf_consumption unit, for the contents of consumed RP_DAT frames. |
-- The unit is also responsible for the identification of the FSS and FES fields of |
-- ID_DAT and RP_DAT frames and the verification of their CRC. |
-- At the end of a frame (FES detection) either the fss_crc_fes_ok_p_o pulse |
-- is assserted, indicating a frame with with correct FSS, CRC and FES |
-- or the pulse crc_wrong_p_o is asserted indicating an error on the CRC. |
-- If a FES is not detected after the reception of more than 8 bytes for an ID_DAT |
-- or more than 133 bytes for a RP_DAT the unit is reset by the wf_engine_control. |
-- The unit also remains reset during data production. |
-- |
-- Remark: We refer to |
-- o a significant edge : for the edge of a manch. encoded bit |
-- (bit 0: _|-, bit 1: -|_). |
-- |
-- o a transition : for the moment in between two adjacent bits, that|
-- may or may not result in an edge (eg. a 0 followed by a 0 will give an edge: |
-- _|-|_|-, but a 0 followed by a 1 will not: _|--|_ ). |
-- |
-- o the sampling of a manch. bit: for the moments when a manch. encoded bit should |
-- be sampled, before and after a significant edge. |
-- |
-- o the sampling of a bit : for the sampling of only the 1st part, |
-- before the transition. |
-- |
-- Example: |
-- bits : 0 1 |
-- manch. encoded : _|- -|_ |
-- significant edge : ^ ^ |
-- transition : ^ |
-- sample_manch_bit_p: ^ ^ ^ ^ |
-- sample_bit_p : ^ ^ (this sampling will give the 0 and the 1) |
-- |
-- |
-- Reminder of the consumed RP_DAT frame structure: |
-- _______ _______ ______ _______ ______ ________________ _______ ___________ _______ |
-- |__PRE__|__FSD__|_CTRL_||__PDU__|_LGTH_|_..ApplicData.._|__MPS__||____FCS____|__FES__| |
-- |
-- |
-- Authors Pablo Alvarez Sanchez ([email protected]) |
-- Evangelia Gousiou ([email protected]) |
-- Date 15/02/2011 |
-- Version v0.05 |
-- Depends on wf_reset_unit |
-- wf_rx_osc |
-- wf_rx_deglitcher |
-- wf_engine_control |
---------------- |
-- Last changes |
-- 09/2009 v0.01 PAS First version |
-- 10/2010 v0.02 EG state switch_to_deglitched added; |
-- output signal rx_osc_rst_o added; signals renamed; |
-- state machine rewritten (moore style); |
-- units wf_rx_manch_code_check and Incoming_Bits_Index created; |
-- each manch bit of FES checked (bf was just each bit, so any D5 was FES) |
-- code cleaned-up + commented. |
-- 12/2010 v0.03 EG CRC_ok pulse transfered 16 bits later to match the FES; |
-- like this we confirm that the CRC_ok_p arrived just before the FES, |
-- and any 2 bytes that could by chanche be seen as CRC, are neglected. |
-- FSM data_field_byte state: redundant code removed: |
-- "s_fes_wrong_bit = '1' and s_manch_code_viol_p = '1' then IDLE" |
-- code(more!)cleaned-up |
-- 01/2011 v0.04 EG changed way of detecting the FES to be able to detect a FES even if |
-- bytes with size different than 8 have preceeded. |
-- crc_wrong_p_o replaced the crc_wrong_p_o. |
-- 02/2011 v0.05 EG changed crc pulse transfer; removed switch to deglitch state |
-- s_fes_detected removed and s_byte_ready_p_d1; if bytes arrive with |
-- bits not x8, the fss_crc_fes_ok_p_o stays 0 (bc of s_byte_ready_p_d1) |
-- and the crc_wrong_p_o is asserted (bc of s_sample_manch_bit_p_d1); |
-- unit reset during production; |
-- check for code vilations completely removed! |
-- 10/2011 v0.05b EG moved session_timedout in the synchronous FSM process |
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE |
-- ------------------------------------ |
-- This source file is free software; you can redistribute it and/or modify it under the terms of |
-- the GNU Lesser General Public License as published by the Free Software Foundation; either |
-- version 2.1 of the License, or (at your option) any later version. |
-- This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; |
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
-- See the GNU Lesser General Public License for more details. |
-- You should have received a copy of the GNU Lesser General Public License along with this |
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html |
---------------------------------------------------------------------------------------------------
--=================================================================================================
-- Libraries & Packages
--=================================================================================================
-- Standard library
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- std_logic definitions
use IEEE.NUMERIC_STD.all; -- conversion functions
-- Specific library
library work;
use work.WF_PACKAGE.all; -- definitions of types, constants, entities
--=================================================================================================
-- Entity declaration for wf_rx_deserializer
--=================================================================================================
entity wf_rx_deserializer is port(
-- INPUTS
-- nanoFIP User Interface general signal
uclk_i : in std_logic; -- 40 MHz clock
-- Signal from the wf_reset_unit
nfip_rst_i : in std_logic; -- nanoFIP internal reset
-- Signal from the wf_engine_control unit
rx_rst_i : in std_logic; -- reset during production or
-- reset pulse when during reception a frame is rejected
-- by the engine_control (example: ID_DAT > 8 bytes,
-- RP_DAT > 133 bytes, wrong ID_DAT CTRL/ VAR/ SUBS bytes)
-- Signals from the wf_rx_deglitcher
fd_rxd_f_edge_p_i : in std_logic; -- indicates a falling edge on the deglitched FD_RXD
fd_rxd_r_edge_p_i : in std_logic; -- indicates a rising edge on the deglitched FD_RXD
fd_rxd_i : in std_logic; -- deglitched FD_RXD
-- Signals from the wf_rx_osc unit
sample_manch_bit_p_i : in std_logic; -- pulse indicating the sampling of a manch. bit
sample_bit_p_i : in std_logic; -- pulse indicating the sampling of a bit
signif_edge_window_i : in std_logic; -- time window where a significant edge is expected
adjac_bits_window_i : in std_logic; -- time window where a transition between adjacent
-- bits is expected
-- OUTPUTS
-- Signals to the wf_consumption and the wf_engine_control units
byte_o : out std_logic_vector (7 downto 0) ; -- retrieved data byte
byte_ready_p_o : out std_logic; -- pulse indicating a new retrieved data byte
fss_crc_fes_ok_p_o : out std_logic; -- indication of a frame (ID_DAT or RP_DAT) with
-- correct FSS, FES and CRC
-- Signal to the wf_production and the wf_engine_control units
crc_wrong_p_o : out std_logic; -- indication of a frame (ID_DAT or RP_DAT) with a
-- wrong CRC; pulse upon FES detection
-- Signal to the wf_engine_control unit
fss_received_p_o : out std_logic; -- pulse upon reception of a correct FSS (ID/RP)
-- Signal to the wf_rx_osc unit
rx_osc_rst_o : out std_logic);-- resets the clk recovery procedure
end entity wf_rx_deserializer;
--=================================================================================================
-- architecture declaration
--=================================================================================================
architecture rtl of wf_rx_deserializer is
-- FSM
type rx_st_t is (IDLE, PRE_FIELD_FIRST_F_EDGE, PRE_FIELD_R_EDGE, PRE_FIELD_F_EDGE, FSD_FIELD,
CTRL_DATA_FCS_FES_FIELDS);
signal rx_st, nx_rx_st : rx_st_t;
signal s_idle, s_receiving_pre, s_receiving_fsd, s_receiving_bytes : std_logic;
-- PRE detection
signal s_manch_r_edge_p, s_manch_f_edge_p, s_bit_r_edge_p, s_edge_out_manch_window_p : std_logic;
-- FSD, FES detection
signal s_fsd_bit, s_fsd_wrong_bit, s_fsd_last_bit, s_fes_detected : std_logic;
signal s_arriving_fes : std_logic_vector (15 downto 0);
-- bytes construction
signal s_write_bit_to_byte_p,s_byte_ready_p,s_byte_ready_p_d1,s_sample_manch_bit_p_d1: std_logic;
signal s_manch_bit_index_load_p, s_manch_bit_index_decr_p, s_manch_bit_index_is_zero : std_logic;
signal s_manch_bit_index, s_manch_bit_index_top : unsigned (3 downto 0);
signal s_byte : std_logic_vector (7 downto 0);
-- CRC calculation
signal s_CRC_ok_p, s_CRC_ok_p_d, s_CRC_ok_p_found : std_logic;
-- independent timeout counter
signal s_session_timedout : std_logic;
--=================================================================================================
-- architecture begin
--=================================================================================================
begin
---------------------------------------------------------------------------------------------------
-- Deserializer's FSM --
---------------------------------------------------------------------------------------------------
-- Receiver's state machine: The state machine is divided in three parts (a clocked process
-- to store the current state, a combinatorial process to manage state transitions and finally a
-- combinatorial process to manage the output signals), which are the three processes that follow.
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Synchronous process Deserializer_FSM_Sync: storage of the current state of the FSM
-- A robust protection, that depends only on the system clock, has been implemented:
-- knowing that at any bit rate the reception of a frame should not last more than 35ms (this
-- corresponds to the consumption of 133 bytes at 31.25 Kbps), a counter has been implemented,
-- responsible for bringing the machine back to IDLE if more than 52ms (complete 21 bit counter)
-- have passed since the machine left the IDLE state.
Deserializer_FSM_Sync: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' or rx_rst_i = '1' or s_session_timedout = '1' then
rx_st <= IDLE;
else
rx_st <= nx_rx_st;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process Deserializer_FSM_Comb_State_Transitions: Definition of the state
-- transitions of the FSM.
Deserializer_FSM_Comb_State_Transitions: process (s_bit_r_edge_p, s_edge_out_manch_window_p,
fd_rxd_f_edge_p_i, s_manch_r_edge_p, rx_st,
s_fsd_wrong_bit, s_manch_f_edge_p,
s_fsd_last_bit, s_fes_detected)
begin
case rx_st is
-- During the PRE, the wf_rx_osc is trying to synchronize to the transmitter's clock and every
-- edge detected in the FD_RXD is taken into account. At this phase, the unit uses
-- the wf_rx_osc signals: adjac_bits_window_i and signif_edge_window_i and if edges are found
-- outside those windows the unit goes back to IDLE and the wf_rx_osc is reset.
-- For the rest of the frame, the unit is just sampling the deglitched FD_RXD on the moments
-- specified by the wf_rx_osc signals: sample_manch_bit_p_i and sample_bit_p_i.
when IDLE =>
if fd_rxd_f_edge_p_i = '1' then -- falling edge detection
nx_rx_st <= PRE_FIELD_FIRST_F_EDGE;
else
nx_rx_st <= IDLE;
end if;
when PRE_FIELD_FIRST_F_EDGE =>
if s_manch_r_edge_p = '1' then -- arrival of a manch.
nx_rx_st <= PRE_FIELD_R_EDGE; -- rising edge
elsif s_edge_out_manch_window_p = '1' then -- arrival of any other edge
nx_rx_st <= IDLE;
else
nx_rx_st <= PRE_FIELD_FIRST_F_EDGE;
end if;
when PRE_FIELD_R_EDGE =>
if s_manch_f_edge_p = '1' then -- arrival of a manch. falling edge
nx_rx_st <= PRE_FIELD_F_EDGE; -- note: several loops between
-- a rising and a falling edge are
-- expected for the PRE
elsif s_edge_out_manch_window_p = '1' then -- arrival of any other edge
nx_rx_st <= IDLE;
else
nx_rx_st <= PRE_FIELD_R_EDGE;
end if;
when PRE_FIELD_F_EDGE =>
if s_manch_r_edge_p = '1' then -- arrival of a manch. rising edge
nx_rx_st <= PRE_FIELD_R_EDGE;
elsif s_bit_r_edge_p = '1' then -- arrival of a rising edge between
nx_rx_st <= FSD_FIELD; -- adjacent bits, signaling the
-- beginning of the 1st V+ violation
-- of the FSD
elsif s_edge_out_manch_window_p = '1' then -- arrival of any other edge
nx_rx_st <= IDLE;
else
nx_rx_st <= PRE_FIELD_F_EDGE;
end if;
-- For the monitoring of the FSD, the unit is sampling each manch. bit of the incoming
-- FD_RXD and it is comparing it to the nominal bit of the FSD; the signal s_fsd_wrong_bit
-- is doing this comparison. If a wrong bit is received, the state machine jumps back to IDLE,
-- whereas if the complete byte is correctly received, it jumps to the CTRL_DATA_FCS_FES_FIELDS.
when FSD_FIELD =>
if s_fsd_last_bit = '1' then -- reception of the last (15th)
nx_rx_st <= CTRL_DATA_FCS_FES_FIELDS;-- FSD bit
elsif s_fsd_wrong_bit = '1' then -- wrong bit
nx_rx_st <= IDLE;
else
nx_rx_st <= FSD_FIELD;
end if;
-- The state machine stays in the CTRL_DATA_FCS_FES_FIELDS state until a FES detection (or
-- a reset rx_rst_i signal or a s_session_timeout signal). In this state bytes are "blindly"
-- being constructed and it is the wf_engine_control unit that supervises what is being received;
-- if for example an ID_DAT is being received without a FES detected after 8 bytes or an
-- RP_DAT without a FES after 133 bytes, or if the CTRL byte of an ID_DAT is wrong, the
-- engine_control will discard the current reception and reset the FSM through the rx_rst_i.
when CTRL_DATA_FCS_FES_FIELDS =>
if s_fes_detected = '1' then
nx_rx_st <= IDLE;
else
nx_rx_st <= CTRL_DATA_FCS_FES_FIELDS;
end if;
when OTHERS =>
nx_rx_st <= IDLE;
end case;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process Deserializer_FSM_Comb_Output_Signals: Definition of the output
-- signals of the FSM
Deserializer_FSM_Comb_Output_Signals: process (rx_st)
begin
case rx_st is
when IDLE =>
------------------------------------
s_idle <= '1';
------------------------------------
s_receiving_pre <= '0';
s_receiving_fsd <= '0';
s_receiving_bytes <= '0';
when PRE_FIELD_FIRST_F_EDGE | PRE_FIELD_R_EDGE | PRE_FIELD_F_EDGE =>
s_idle <= '0';
------------------------------------
s_receiving_pre <= '1';
------------------------------------
s_receiving_fsd <= '0';
s_receiving_bytes <= '0';
when FSD_FIELD =>
s_idle <= '0';
s_receiving_pre <= '0';
------------------------------------
s_receiving_fsd <= '1';
------------------------------------
s_receiving_bytes <= '0';
when CTRL_DATA_FCS_FES_FIELDS =>
s_idle <= '0';
s_receiving_pre <= '0';
s_receiving_fsd <= '0';
------------------------------------
s_receiving_bytes <= '1';
------------------------------------
when OTHERS =>
------------------------------------
s_idle <= '1';
------------------------------------
s_receiving_pre <= '0';
s_receiving_fsd <= '0';
s_receiving_bytes <= '0';
end case;
end process;
---------------------------------------------------------------------------------------------------
-- Bytes Creation --
---------------------------------------------------------------------------------------------------
-- Synchronous process Append_Bit_To_Byte: Creation of bytes of data.
-- A new bit of the FD_RXD is appended to the output byte that is being formed when the FSM is in
-- the "CTRL_DATA_FCS_FES_FIELDS" state, on the "sample_bit_p_i" moments.
Append_Bit_To_Byte: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
s_byte_ready_p_d1 <= '0';
s_sample_manch_bit_p_d1 <= '0';
s_byte <= (others => '0');
else
s_byte_ready_p_d1 <= s_byte_ready_p;
s_sample_manch_bit_p_d1 <= sample_manch_bit_p_i;
if s_write_bit_to_byte_p = '1' then
s_byte <= s_byte(6 downto 0) & fd_rxd_i;
end if;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
s_write_bit_to_byte_p <= s_receiving_bytes and sample_bit_p_i;
s_byte_ready_p <= s_receiving_bytes and s_manch_bit_index_is_zero and sample_manch_bit_p_i
and (not s_fes_detected);
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of a counter that manages the position of an incoming FD_RXD bit inside a manch.
-- encoded byte (16 bits).
Incoming_Bits_Index: wf_decr_counter
generic map(g_counter_lgth => 4)
port map(
uclk_i => uclk_i,
counter_rst_i => nfip_rst_i,
counter_top_i => s_manch_bit_index_top,
counter_load_i => s_manch_bit_index_load_p,
counter_decr_i => s_manch_bit_index_decr_p,
---------------------------------------------------
counter_o => s_manch_bit_index,
counter_is_zero_o => s_manch_bit_index_is_zero);
---------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
s_manch_bit_index_top <= to_unsigned (c_FSD'left-2, s_manch_bit_index_top'length) when s_receiving_pre = '1' else
to_unsigned (15, s_manch_bit_index_top'length) when s_receiving_bytes ='1' else
to_unsigned (0, s_manch_bit_index_top'length);
s_manch_bit_index_load_p <= '1' when (s_idle ='1') else
s_manch_bit_index_is_zero and sample_manch_bit_p_i when (s_receiving_pre = '1') or (s_receiving_bytes = '1') else --reloading for every new byte
'0';
s_manch_bit_index_decr_p <= sample_manch_bit_p_i when (s_receiving_fsd = '1') or (s_receiving_bytes = '1') else '0';
---------------------------------------------------------------------------------------------------
-- FSD detection --
---------------------------------------------------------------------------------------------------
-- FSD aux signals concurrent assignments:
s_fsd_bit <= s_receiving_fsd and c_FSD (to_integer(s_manch_bit_index));
s_fsd_last_bit <= s_manch_bit_index_is_zero and sample_manch_bit_p_i;
s_fsd_wrong_bit <= (s_fsd_bit xor fd_rxd_i) and sample_manch_bit_p_i;
---------------------------------------------------------------------------------------------------
-- FES detection --
---------------------------------------------------------------------------------------------------
-- Synchronous process FES_Detector: The s_arriving_fes register is storing the last 16
-- manch. encoded bits received and the s_fes_detected indicates whether they match the FES.
FES_Detector: process (uclk_i)
begin
if rising_edge (uclk_i) then
if s_receiving_bytes = '0' then
s_arriving_fes <= (others =>'0');
elsif s_receiving_bytes = '1' and sample_manch_bit_p_i = '1' then
s_arriving_fes <= s_arriving_fes (14 downto 0) & fd_rxd_i;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- --
s_fes_detected <= '1' when s_arriving_fes = c_FES else '0';
---------------------------------------------------------------------------------------------------
-- CRC Verification --
---------------------------------------------------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of the CRC calculator unit that verifies the received FCS field.
CRC_Verification : wf_crc
port map(
uclk_i => uclk_i,
nfip_rst_i => nfip_rst_i,
start_crc_p_i => s_receiving_fsd,
data_bit_ready_p_i => s_write_bit_to_byte_p,
data_bit_i => fd_rxd_i,
crc_o => open,
---------------------------------------------------
crc_ok_p_o => s_CRC_ok_p);
---------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Synchronous process that checks the position of the CRC bytes in the frame: The 1 uclk-
-- wide crc_ok_p coming from the CRC calculator is delayed for 1 complete byte. The matching of
-- this delayed pulse with the end of frame pulse (s_fes_detected), would confirm that the two
-- last bytes received before the FES were the correct CRC.
CRC_OK_pulse_delay: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' or s_receiving_bytes = '0' then
s_CRC_ok_p_d <= '0';
s_CRC_ok_p_found <= '0';
else
if s_CRC_ok_p = '1' then
s_CRC_ok_p_found <= '1';
end if;
if s_byte_ready_p = '1' and s_CRC_ok_p_found = '1' then -- arrival of the next byte
s_CRC_ok_p_d <= '1'; -- (FES normally)
s_CRC_ok_p_found <= '0';
else
s_CRC_ok_p_d <= '0';
end if;
end if;
end if;
end process;
---------------------------------------------------------------------------------------------------
-- Independent Timeout Counter --
---------------------------------------------------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of a wf_decr_counter relying only on the system clock, as an additional
-- way to go back to IDLE state, in case any other logic is being stuck. The length of the counter
-- is defined using the slowest bit rate and considering reception of the upper limit of 133 bytes.
Session_Timeout_Counter: wf_decr_counter
generic map(g_counter_lgth => c_SESSION_TIMEOUT_C_LGTH)
port map(
uclk_i => uclk_i,
counter_rst_i => nfip_rst_i,
counter_top_i => (others => '1'),
counter_load_i => s_idle,
counter_decr_i => '1', -- on each uclk tick
counter_o => open,
---------------------------------------------------
counter_is_zero_o => s_session_timedout);
---------------------------------------------------
---------------------------------------------------------------------------------------------------
-- Concurrent signal assignments --
---------------------------------------------------------------------------------------------------
-- aux signals concurrent assignments :
s_manch_r_edge_p <= signif_edge_window_i and fd_rxd_r_edge_p_i;
s_manch_f_edge_p <= signif_edge_window_i and fd_rxd_f_edge_p_i;
s_bit_r_edge_p <= adjac_bits_window_i and fd_rxd_r_edge_p_i;
s_edge_out_manch_window_p <= (not signif_edge_window_i)and(fd_rxd_r_edge_p_i or fd_rxd_f_edge_p_i);
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- output signals concurrent assignments :
byte_o <= s_byte;
byte_ready_p_o <= s_byte_ready_p_d1;
rx_osc_rst_o <= s_idle;
fss_received_p_o <= s_receiving_fsd and s_fsd_last_bit;
-- frame with correct FSS, CRC, FES (plus with number of bits multiple of 8)
fss_crc_fes_ok_p_o <= s_fes_detected and s_byte_ready_p_d1 and s_CRC_ok_p_d;
-- frame with wrong CRC; pulse upon FES detection
-- here the s_sample_manch_bit_p_d1 and not the s_byte_ready_p_d1 is used, so that frames
-- with number of bits not multiple of 8, but with correct FES, can be detected.
crc_wrong_p_o <= s_fes_detected and s_sample_manch_bit_p_d1 and (not s_CRC_ok_p_d);
end architecture rtl;
--=================================================================================================
-- architecture end
--=================================================================================================
---------------------------------------------------------------------------------------------------
-- E N D O F F I L E
--------------------------------------------------------------------------------------------------- | mit | 8216b7090d027233d8bf4cbca5160f19 | 0.377564 | 4.730329 | false | false | false | false |
wltr/cern-fgclite | critical_fpga/src/rtl/cf/cf_pkg.vhd | 1 | 1,130 | -------------------------------------------------------------------------------
--! @file cf_pkg.vhd
--! @author Johannes Walter <[email protected]>
--! @copyright CERN TE-EPC-CCE
--! @date 2014-12-01
--! @brief Critical FPGA package.
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
--! @brief Package declaration of cf_pkg
--! @details
--! This provides types and constants for the Critical FPGA.
package cf_pkg is
---------------------------------------------------------------------------
-- Types and Constants
---------------------------------------------------------------------------
--! Critical FPGA version number
constant CF_VERSION_c : std_ulogic_vector(3 downto 0) := "0001";
--! Offset value for the first millisecond upon reception of COMMAND 0
constant cmd_0_pre_value_c : std_ulogic_vector(15 downto 0) := x"5F78"; -- 24440 * 25 ns = 611 us
--! Period for the millisecond strobe
constant ms_period_c : std_ulogic_vector(15 downto 0) := x"9C40"; -- 40000 * 25 ns = 1 ms
end package cf_pkg;
| mit | e2c687cc7cb9ca3ed8c6527d8a242884 | 0.485841 | 4.556452 | false | false | false | false |
malkadi/FGPU | RTL/floating_point/frsqrt.vhd | 1 | 10,206 | -- (c) Copyright 1995-2017 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- DO NOT MODIFY THIS FILE.
-- IP VLNV: xilinx.com:ip:floating_point:7.1
-- IP Revision: 2
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY floating_point_v7_1_2;
USE floating_point_v7_1_2.floating_point_v7_1_2;
ENTITY frsqrt IS
PORT (
aclk : IN STD_LOGIC;
s_axis_a_tvalid : IN STD_LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axis_result_tvalid : OUT STD_LOGIC;
m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
);
END frsqrt;
ARCHITECTURE frsqrt_arch OF frsqrt IS
ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
ATTRIBUTE DowngradeIPIdentifiedWarnings OF frsqrt_arch: ARCHITECTURE IS "yes";
COMPONENT floating_point_v7_1_2 IS
GENERIC (
C_XDEVICEFAMILY : STRING;
C_HAS_ADD : INTEGER;
C_HAS_SUBTRACT : INTEGER;
C_HAS_MULTIPLY : INTEGER;
C_HAS_DIVIDE : INTEGER;
C_HAS_SQRT : INTEGER;
C_HAS_COMPARE : INTEGER;
C_HAS_FIX_TO_FLT : INTEGER;
C_HAS_FLT_TO_FIX : INTEGER;
C_HAS_FLT_TO_FLT : INTEGER;
C_HAS_RECIP : INTEGER;
C_HAS_RECIP_SQRT : INTEGER;
C_HAS_ABSOLUTE : INTEGER;
C_HAS_LOGARITHM : INTEGER;
C_HAS_EXPONENTIAL : INTEGER;
C_HAS_FMA : INTEGER;
C_HAS_FMS : INTEGER;
C_HAS_ACCUMULATOR_A : INTEGER;
C_HAS_ACCUMULATOR_S : INTEGER;
C_A_WIDTH : INTEGER;
C_A_FRACTION_WIDTH : INTEGER;
C_B_WIDTH : INTEGER;
C_B_FRACTION_WIDTH : INTEGER;
C_C_WIDTH : INTEGER;
C_C_FRACTION_WIDTH : INTEGER;
C_RESULT_WIDTH : INTEGER;
C_RESULT_FRACTION_WIDTH : INTEGER;
C_COMPARE_OPERATION : INTEGER;
C_LATENCY : INTEGER;
C_OPTIMIZATION : INTEGER;
C_MULT_USAGE : INTEGER;
C_BRAM_USAGE : INTEGER;
C_RATE : INTEGER;
C_ACCUM_INPUT_MSB : INTEGER;
C_ACCUM_MSB : INTEGER;
C_ACCUM_LSB : INTEGER;
C_HAS_UNDERFLOW : INTEGER;
C_HAS_OVERFLOW : INTEGER;
C_HAS_INVALID_OP : INTEGER;
C_HAS_DIVIDE_BY_ZERO : INTEGER;
C_HAS_ACCUM_OVERFLOW : INTEGER;
C_HAS_ACCUM_INPUT_OVERFLOW : INTEGER;
C_HAS_ACLKEN : INTEGER;
C_HAS_ARESETN : INTEGER;
C_THROTTLE_SCHEME : INTEGER;
C_HAS_A_TUSER : INTEGER;
C_HAS_A_TLAST : INTEGER;
C_HAS_B : INTEGER;
C_HAS_B_TUSER : INTEGER;
C_HAS_B_TLAST : INTEGER;
C_HAS_C : INTEGER;
C_HAS_C_TUSER : INTEGER;
C_HAS_C_TLAST : INTEGER;
C_HAS_OPERATION : INTEGER;
C_HAS_OPERATION_TUSER : INTEGER;
C_HAS_OPERATION_TLAST : INTEGER;
C_HAS_RESULT_TUSER : INTEGER;
C_HAS_RESULT_TLAST : INTEGER;
C_TLAST_RESOLUTION : INTEGER;
C_A_TDATA_WIDTH : INTEGER;
C_A_TUSER_WIDTH : INTEGER;
C_B_TDATA_WIDTH : INTEGER;
C_B_TUSER_WIDTH : INTEGER;
C_C_TDATA_WIDTH : INTEGER;
C_C_TUSER_WIDTH : INTEGER;
C_OPERATION_TDATA_WIDTH : INTEGER;
C_OPERATION_TUSER_WIDTH : INTEGER;
C_RESULT_TDATA_WIDTH : INTEGER;
C_RESULT_TUSER_WIDTH : INTEGER;
C_FIXED_DATA_UNSIGNED : INTEGER
);
PORT (
aclk : IN STD_LOGIC;
aclken : IN STD_LOGIC;
aresetn : IN STD_LOGIC;
s_axis_a_tvalid : IN STD_LOGIC;
s_axis_a_tready : OUT STD_LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_a_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_a_tlast : IN STD_LOGIC;
s_axis_b_tvalid : IN STD_LOGIC;
s_axis_b_tready : OUT STD_LOGIC;
s_axis_b_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_b_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_b_tlast : IN STD_LOGIC;
s_axis_c_tvalid : IN STD_LOGIC;
s_axis_c_tready : OUT STD_LOGIC;
s_axis_c_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_c_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_c_tlast : IN STD_LOGIC;
s_axis_operation_tvalid : IN STD_LOGIC;
s_axis_operation_tready : OUT STD_LOGIC;
s_axis_operation_tdata : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
s_axis_operation_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_operation_tlast : IN STD_LOGIC;
m_axis_result_tvalid : OUT STD_LOGIC;
m_axis_result_tready : IN STD_LOGIC;
m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axis_result_tuser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axis_result_tlast : OUT STD_LOGIC
);
END COMPONENT floating_point_v7_1_2;
ATTRIBUTE X_INTERFACE_INFO : STRING;
ATTRIBUTE X_INTERFACE_INFO OF aclk: SIGNAL IS "xilinx.com:signal:clock:1.0 aclk_intf CLK";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_a_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_a_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_result_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_result_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TDATA";
BEGIN
U0 : floating_point_v7_1_2
GENERIC MAP (
C_XDEVICEFAMILY => "zynq",
C_HAS_ADD => 0,
C_HAS_SUBTRACT => 0,
C_HAS_MULTIPLY => 0,
C_HAS_DIVIDE => 0,
C_HAS_SQRT => 0,
C_HAS_COMPARE => 0,
C_HAS_FIX_TO_FLT => 0,
C_HAS_FLT_TO_FIX => 0,
C_HAS_FLT_TO_FLT => 0,
C_HAS_RECIP => 0,
C_HAS_RECIP_SQRT => 1,
C_HAS_ABSOLUTE => 0,
C_HAS_LOGARITHM => 0,
C_HAS_EXPONENTIAL => 0,
C_HAS_FMA => 0,
C_HAS_FMS => 0,
C_HAS_ACCUMULATOR_A => 0,
C_HAS_ACCUMULATOR_S => 0,
C_A_WIDTH => 32,
C_A_FRACTION_WIDTH => 24,
C_B_WIDTH => 32,
C_B_FRACTION_WIDTH => 24,
C_C_WIDTH => 32,
C_C_FRACTION_WIDTH => 24,
C_RESULT_WIDTH => 32,
C_RESULT_FRACTION_WIDTH => 24,
C_COMPARE_OPERATION => 8,
C_LATENCY => 28,
C_OPTIMIZATION => 1,
C_MULT_USAGE => 2,
C_BRAM_USAGE => 0,
C_RATE => 1,
C_ACCUM_INPUT_MSB => 32,
C_ACCUM_MSB => 32,
C_ACCUM_LSB => -31,
C_HAS_UNDERFLOW => 0,
C_HAS_OVERFLOW => 0,
C_HAS_INVALID_OP => 0,
C_HAS_DIVIDE_BY_ZERO => 0,
C_HAS_ACCUM_OVERFLOW => 0,
C_HAS_ACCUM_INPUT_OVERFLOW => 0,
C_HAS_ACLKEN => 0,
C_HAS_ARESETN => 0,
C_THROTTLE_SCHEME => 3,
C_HAS_A_TUSER => 0,
C_HAS_A_TLAST => 0,
C_HAS_B => 0,
C_HAS_B_TUSER => 0,
C_HAS_B_TLAST => 0,
C_HAS_C => 0,
C_HAS_C_TUSER => 0,
C_HAS_C_TLAST => 0,
C_HAS_OPERATION => 0,
C_HAS_OPERATION_TUSER => 0,
C_HAS_OPERATION_TLAST => 0,
C_HAS_RESULT_TUSER => 0,
C_HAS_RESULT_TLAST => 0,
C_TLAST_RESOLUTION => 0,
C_A_TDATA_WIDTH => 32,
C_A_TUSER_WIDTH => 1,
C_B_TDATA_WIDTH => 32,
C_B_TUSER_WIDTH => 1,
C_C_TDATA_WIDTH => 32,
C_C_TUSER_WIDTH => 1,
C_OPERATION_TDATA_WIDTH => 8,
C_OPERATION_TUSER_WIDTH => 1,
C_RESULT_TDATA_WIDTH => 32,
C_RESULT_TUSER_WIDTH => 1,
C_FIXED_DATA_UNSIGNED => 0
)
PORT MAP (
aclk => aclk,
aclken => '1',
aresetn => '1',
s_axis_a_tvalid => s_axis_a_tvalid,
s_axis_a_tdata => s_axis_a_tdata,
s_axis_a_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_a_tlast => '0',
s_axis_b_tvalid => '0',
s_axis_b_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 32)),
s_axis_b_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_b_tlast => '0',
s_axis_c_tvalid => '0',
s_axis_c_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 32)),
s_axis_c_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_c_tlast => '0',
s_axis_operation_tvalid => '0',
s_axis_operation_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 8)),
s_axis_operation_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_operation_tlast => '0',
m_axis_result_tvalid => m_axis_result_tvalid,
m_axis_result_tready => '0',
m_axis_result_tdata => m_axis_result_tdata
);
END frsqrt_arch;
| gpl-3.0 | eed0d7f3cb76b34f4030165f109774e4 | 0.626004 | 3.250318 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_6Stations.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 6;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 0;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 1;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 19fef7ee9174447d8e0fb391a2fa1f93 | 0.567707 | 3.729005 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs_6Stations_2AXI_2TAGM.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 6;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+1; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 0;
constant FADD_IMPLEMENT : integer := 0;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 2;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 664ebfccb750a5865747d71dcb1a88c8 | 0.567707 | 3.729005 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fdiv.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 0;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 0;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 1737168fdbac8c54c3bb02ebeb4d0f5f | 0.567707 | 3.729005 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fslt_4CACHE_WORDS.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 0;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 2;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 8;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 0;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 1;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FADD_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 87792657787444a3f3840f3fc0bdcae7 | 0.567707 | 3.729005 | false | false | false | false |
joalcava/sparcv8-monocicle | windows_manager.vhd | 1 | 3,034 | library IEEE;
use IEEE.NUMERIC_STD.ALL;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use ieee.std_logic_arith.ALL;
entity windows_manager is
Port ( cwp : in STD_LOGIC;
rs1 : in STD_LOGIC_VECTOR(4 downto 0);
rs2 : in STD_LOGIC_VECTOR(4 downto 0);
rd : in STD_LOGIC_VECTOR(4 downto 0);
op : in STD_LOGIC_VECTOR(1 downto 0);
op3 : in STD_LOGIC_VECTOR(5 downto 0);
nrs1 : out STD_LOGIC_VECTOR(5 downto 0);
nrs2 : out STD_LOGIC_VECTOR(5 downto 0);
nrd : out STD_LOGIC_VECTOR(5 downto 0);
ncwp : out STD_LOGIC
);
end windows_manager;
architecture Behavioral of windows_manager is
signal rs1int,rs2int,rdint: integer range 0 to 39;
signal ncwp_signal: std_logic;
begin
process(cwp,rs1,rs2,rd,op,op3,ncwp_signal)
begin
if(op = "10") then
if(op3= "111100") then --Save (Resto)
ncwp_signal<= '0';
elsif(op3="111101") then --Restore (Sumo)
ncwp_signal<= '1';
else
ncwp_signal<=cwp;
end if;
end if;
if(rs1>="11000" and rs1<="11111") then--Formula registro de entrada (r[24] - r[31])
rs1int <= conv_integer(rs1)-(conv_integer(cwp)*16);
elsif(rs1>="10000" and rs1<="10111") then--Formula registro de local (r[16] - r[23])
rs1int <= conv_integer(rs1)+(conv_integer(cwp)*16);
elsif(rs1>="01000" and rs1<="01111") then--Formula registro de salida (r[8] - r[15])
rs1int <= conv_integer(rs1)+ (conv_integer(cwp)*16);
elsif(rs1>="00000" and rs1<="00111") then--Formula registro global (r[0] - r[7])
rs1int <= conv_integer(rs1);
end if;
if(rs2>="11000" and rs2<="11111") then--Formula registro de entrada (r[24] - r[31])
rs2int <= conv_integer(rs2)-(conv_integer(cwp)*16);
elsif(rs2>="10000" and rs2<="10111") then--Formula registro de local (r[16] - r[23])
rs2int <= conv_integer(rs2)+(conv_integer(cwp)*16);
elsif(rs2>="01000" and rs2<="01111") then--Formula registro de salida (r[8] - r[15])
rs2int <= conv_integer(rs2)+ (conv_integer(cwp)*16);
elsif(rs2>="00000" and rs2<="00111") then--Formula registro global (r[0] - r[7])
rs2int <= conv_integer(rs2);
end if;
if(rd>="11000" and rd<="11111") then--Formula registro de entrada (r[24] - r[31])
rdint <= conv_integer(rd)-(conv_integer(ncwp_signal)*16);
elsif(rd>="10000" and rd<="10111") then--Formula registro de local (r[16] - r[23])
rdint <= conv_integer(rd)+(conv_integer(ncwp_signal)*16);
elsif(rd>="01000" and rd<="01111") then--Formula registro de salida (r[8] - r[15])
rdint <= conv_integer(rd)+ (conv_integer(ncwp_signal)*16);
elsif(rd>="00000" and rd<="00111") then--Formula registro global (r[0] - r[7])
rdint <= conv_integer(rd);
end if;
end process;
nrs1 <= conv_std_logic_vector(rs1int, 6);
nrs2 <= conv_std_logic_vector(rs2int, 6);
nrd <= conv_std_logic_vector(rdint, 6);
ncwp <= ncwp_signal;
end Behavioral;
| gpl-3.0 | 1d109da7e771cd1c74ef7aded0e46bd4 | 0.605471 | 2.908917 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fadd_fmul_LMEM_4_CACHE_WORDS.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 2;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 8;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FADD_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | bad7f64df357891e2bb7369fc279b515 | 0.567707 | 3.729005 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_2CUs_min_area.vhd | 2 | 23,421 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 1; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant FLOAT_IMPLEMENT : natural := 0;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 1;
constant FADD_DELAY : integer := 11;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 2;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 4;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 89a3edc16566820da70b6dbefdd22b1b | 0.569105 | 3.711139 | false | false | false | false |
malkadi/FGPU | RTL/DSP48E1.vhd | 1 | 1,615 | --
-- File: macc.vhd
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity DSP48E1 is
generic (
SIZE_A : natural := 16;
SIZE_B : natural := 16;
SUB : boolean := false
); port (
clk, ce : in std_logic;
ain : in unsigned(SIZE_A-1 downto 0);
bin : in unsigned(SIZE_B-1 downto 0);
cin : in unsigned(SIZE_A+SIZE_B-1 downto 0); -- should be delayed 1 clock cycle after ain & bin
res : out unsigned(SIZE_A+SIZE_B-1 downto 0) := (others=>'0')-- ready after 3 clock cycles (reference is ain or bin)
);
end entity;
architecture rtl of DSP48E1 is
-- Declare intermediate values
signal a_reg : unsigned(SIZE_A-1 downto 0) := (others=>'0');
signal b_reg : unsigned(SIZE_B-1 downto 0) := (others=>'0');
signal sload_reg : std_logic := '0';
signal mult_reg : unsigned(SIZE_A+SIZE_B-1 downto 0):= (others=>'0');
signal c_reg : unsigned(SIZE_A+SIZE_B-1 downto 0) := (others=>'0');
begin
process(clk)
begin
if rising_edge(clk) then
if ce = '1' then
-- pipe 0
a_reg <= unsigned(ain);
b_reg <= unsigned(bin);
c_reg <= cin;
-- pipe 1
mult_reg <= a_reg * b_reg;
-- pipe 2
-- Store accumulation result into a register
if SUB then
res <= mult_reg - c_reg;
else
res <= mult_reg + c_reg;
end if;
end if;
end if;
end process;
end architecture;
| gpl-3.0 | 7c6414c06caec29df218e44e173f8814 | 0.512693 | 3.473118 | false | false | false | false |
preusser/q27 | src/vhdl/top/xilinx/ml506_queens_uart.vhdl | 1 | 4,404 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
-------------------------------------------------------------------------------
-- This file is part of the Queens@TUD solver suite
-- for enumerating and counting the solutions of an N-Queens Puzzle.
--
-- Copyright (C) 2008-2015
-- Thomas B. Preusser <[email protected]>
-------------------------------------------------------------------------------
-- This design is free software: you can redistribute it and/or modify
-- it under the terms of the GNU Affero General Public License as published
-- by the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU Affero General Public License for more details.
--
-- You should have received a copy of the GNU Affero General Public License
-- along with this design. If not, see <http://www.gnu.org/licenses/>.
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
entity ml506_queens_uart is
generic (
N : positive := 27;
L : positive := 2;
SOLVERS : positive := 23;
COUNT_CYCLES : boolean := false;
CLK_FREQ : positive := 100000000;
CLK_MUL : positive := 20;
CLK_DIV : positive := 11;
BAUDRATE : positive := 115200;
SENTINEL : std_logic_vector(7 downto 0) := x"FA" -- Start Byte
);
port (
clkx : in std_logic;
rstx : in std_logic;
rx : in std_logic;
tx : out std_logic;
leds : out std_logic_vector(0 to 7)
);
end ml506_queens_uart;
library IEEE;
use IEEE.numeric_std.all;
library UNISIM;
use UNISIM.vcomponents.all;
architecture rtl of ml506_queens_uart is
-- Global Control
signal clk : std_logic;
signal rst : std_logic;
-- Solver Status
signal avail : std_logic;
begin
-----------------------------------------------------------------------------
-- Generate Global Controls
blkGlobal: block is
signal clk_u : std_logic; -- Unbuffered Synthesized Clock
signal rst_s : std_logic_vector(1 downto 0) := (others => '0');
begin
DCM0 : DCM_BASE
generic map (
CLKIN_PERIOD => 1000000000.0/real(CLK_FREQ),
CLKIN_DIVIDE_BY_2 => FALSE,
PHASE_SHIFT => 0,
CLKFX_MULTIPLY => CLK_MUL,
CLKFX_DIVIDE => CLK_DIV,
CLKOUT_PHASE_SHIFT => "NONE",
CLK_FEEDBACK => "NONE", -- only using clkfx
DLL_FREQUENCY_MODE => "HIGH",
DFS_FREQUENCY_MODE => "HIGH",
DUTY_CYCLE_CORRECTION => TRUE,
STARTUP_WAIT => TRUE -- Delay until DCM LOCK
)
port map (
CLK0 => open,
CLK180 => open,
CLK270 => open,
CLK2X => open,
CLK2X180 => open,
CLK90 => open,
CLKDV => open,
CLKFX => clk_u,
CLKFX180 => open,
LOCKED => open,
CLKFB => '0',
CLKIN => clkx,
RST => '0'
);
clk_buf : BUFG
port map (
I => clk_u,
O => clk
);
-- Reset Synchronization
process(clk)
begin
if rising_edge(clk) then
rst_s <= (not rstx) & rst_s(rst_s'left downto 1);
end if;
end process;
rst <= rst_s(0);
end block blkGlobal;
----------------------------------------------------------------------------
-- Solver Chain
chain: entity work.queens_uart
generic map (
N => N,
L => L,
SOLVERS => SOLVERS,
COUNT_CYCLES => COUNT_CYCLES,
CLK_FREQ => integer((real(CLK_MUL)*real(CLK_FREQ))/real(CLK_DIV)),
BAUDRATE => BAUDRATE,
SENTINEL => SENTINEL
)
port map (
clk => clk,
rst => rst,
rx => rx,
tx => tx,
avail => avail
);
----------------------------------------------------------------------------
-- Basic Status Output
leds <= std_logic_vector(to_unsigned((SOLVERS mod (2**(leds'length-1)-1))+1, leds'length-1)) & avail;
end rtl;
| agpl-3.0 | e6a3107b64f95506028b97b98abef1b6 | 0.50931 | 4.12746 | false | false | false | false |
joalcava/sparcv8-monocicle | Test_sum32b.vhd | 1 | 1,147 | LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY Test_sum32b IS
END Test_sum32b;
ARCHITECTURE behavior OF Test_sum32b IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT sum32b
PORT(
Op1 : IN std_logic_vector(31 downto 0);
Op2 : IN std_logic_vector(31 downto 0);
R : OUT std_logic_vector(31 downto 0)
);
END COMPONENT;
--Inputs
signal Op1 : std_logic_vector(31 downto 0) := (others => '0');
signal Op2 : std_logic_vector(31 downto 0) := (others => '0');
--Outputs
signal R : std_logic_vector(31 downto 0);
-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: sum32b PORT MAP (
Op1 => Op1,
Op2 => Op2,
R => R
);
-- Clock process definitions
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns.
Op1 <= x"00000014";
Op2 <= x"0000000A";
wait for 100 ns;
Op2 <= x"00000014";
-- insert stimulus here
wait;
end process;
END;
| gpl-3.0 | 96c475bf1bf6fc7a9cc38afb91f12c48 | 0.583261 | 3.562112 | false | true | false | false |
mohamed/fsl_perf_counter | hw/perf_counter_v1_00_a/hdl/vhdl/perf_counter_tb.vhd | 1 | 3,433 | -- Testbench of Performance Counter for MicroBlaze
-- Author: Mohamed A. Bamakhrama <[email protected]>
-- Copyrights (c) 2010 by Universiteit Leiden
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity perf_counter_tb is
end perf_counter_tb;
architecture sim of perf_counter_tb is
constant clock_frequency : natural := 100_000_000;
constant clock_period : time := 1000 ms /clock_frequency;
signal clock : std_logic := '0';
signal rst : std_logic := '1'; --active high reset
signal tb_FSL_Clk : std_logic;
signal tb_FSL_Rst : std_logic;
signal tb_FSL_S_Clk : std_logic;
signal tb_FSL_S_Read : std_logic;
signal tb_FSL_S_Data : std_logic_vector(0 to 31);
signal tb_FSL_S_Control : std_logic;
signal tb_FSL_S_Exists : std_logic;
signal tb_FSL_M_Clk : std_logic;
signal tb_FSL_M_Write : std_logic;
signal tb_FSL_M_Data : std_logic_vector(0 to 31);
signal tb_FSL_M_Control : std_logic;
signal tb_FSL_M_Full : std_logic;
component perf_counter
generic
(
C_NUM_OF_COUNTERS : integer := 4;
C_LOG2_NUM_OF_COUNTERS : integer := 2;
C_EXT_RESET_HIGH : integer := 1
);
port
(
FSL_Clk : in std_logic;
FSL_Rst : in std_logic;
FSL_S_Clk : out std_logic;
FSL_S_Read : out std_logic;
FSL_S_Data : in std_logic_vector(0 to 31);
FSL_S_Control : in std_logic;
FSL_S_Exists : in std_logic;
FSL_M_Clk : out std_logic;
FSL_M_Write : out std_logic;
FSL_M_Data : out std_logic_vector(0 to 31);
FSL_M_Control : out std_logic;
FSL_M_Full : in std_logic
);
end component;
begin
clock <= not clock after clock_period/2;
tb_FSL_Clk <= clock;
tb_FSL_Rst <= rst;
dut: perf_counter
port map (
FSL_Clk => tb_FSL_Clk,
FSL_Rst => tb_FSL_Rst,
FSL_S_Clk => open,
FSL_S_Read => tb_FSL_S_Read,
FSL_S_Control => tb_FSL_S_Control,
FSL_S_Data => tb_FSL_S_Data,
FSL_S_Exists => tb_FSL_S_Exists,
FSL_M_Clk => open,
FSL_M_Write => tb_FSL_M_Write,
FSL_M_Data => tb_FSL_M_Data,
FSL_M_Control => tb_FSL_M_Control,
FSL_M_Full => tb_FSL_M_Full
);
stim: process
begin
rst <= '0';
wait for clock_period;
rst <= '1';
wait for clock_period;
rst <= '0';
tb_FSL_S_Exists <= '1';
tb_FSL_S_Data <= X"00000000";
wait for clock_period;
tb_FSL_S_Exists <= '1';
tb_FSL_S_Data <= X"00000001";
wait for clock_period;
tb_FSL_S_Exists <= '1';
tb_FSL_S_Data <= X"0000000A";
wait for clock_period;
tb_FSL_S_Exists <= '0';
tb_FSL_S_Data <= X"00000000";
wait for 10*clock_period;
tb_FSL_S_Exists <= '1';
tb_FSL_S_Data <= X"0000000B";
wait for clock_period;
tb_FSL_S_Exists <= '0';
tb_FSL_S_Data <= X"00000000";
wait for 10*clock_period;
tb_FSL_S_Exists <= '1';
tb_FSL_S_Data <= X"0000000C";
wait for clock_period;
tb_FSL_S_Exists <= '0';
tb_FSL_S_Data <= X"00000000";
wait for 10*clock_period;
assert false report "Testbench terminated successfully!" severity note;
assert false report "Simulation stopped" severity failure;
end process;
end sim;
| bsd-3-clause | 992361d659a098af85146ff17dffc90e | 0.566851 | 3.04614 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip/wf_jtag_controller.vhd | 1 | 26,343 | --_________________________________________________________________________________________________
-- |
-- |The nanoFIP| |
-- |
-- CERN,BE/CO-HT |
--________________________________________________________________________________________________|
---------------------------------------------------------------------------------------------------
-- |
-- wf_jtag_controller |
-- |
---------------------------------------------------------------------------------------------------
-- File wf_jtag_controller.vhd |
-- |
-- Description After the reception and validation of a consumed var_4 RP_DAT frame, the unit |
-- is responsible for driving the "nanoFIP, User Interface, JTAG Controller" signals |
-- JC_TCK, JC_TMS, JC_TDI and for sampling the JC_TDO input. |
-- |
-- o JC_TCK is a 5 MHz clock generated by the 40 MHz uclk; a cycle is created for |
-- every JC_TMS/ JC_TDI pair. |
-- |
-- o JC_TMS and JC_TDI are being retreived from the JC_consumed memory and are |
-- put to the corresponding outputs on each falling edge of the JC_TCK. |
-- |
-- o The first and second data bytes of the JC_consumed memory do not contain |
-- JC_TMS/ JC_TDI bits, but are used to indicate, in big endian order, the |
-- amount of JC_TMS and JC_TDI bits that have to be output. |
-- |
-- o the JC_TDO input is sampled on the rising edge of JC_TCK; only the last |
-- sampled JC_TDO bit is significant. It is registered and sent to the |
-- wf_production unit for it to be delivered in the next produced var_5 frame. |
-- |
-- |
-- Authors Pablo Alvarez Sanchez ([email protected]) |
-- Evangelia Gousiou ([email protected]) |
-- Date 09/2011 |
-- Version v0.02 |
-- Depends on wf_reset_unit |
-- wf_consumption |
---------------- |
-- Last changes |
-- 07/07/2011 v0.01 EG First version |
-- 09/2011 v0.02 EG added counter for counting the outgoing TMS/TDI bits; combinatorial |
-- was too heavy; changed a bit state machine to include counter |
-- put session_timedout in the synchronous FSM process |
-- 11/2011 v0.021 EG timeout counter has different size (constant added) |
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE |
-- ------------------------------------ |
-- This source file is free software; you can redistribute it and/or modify it under the terms of |
-- the GNU Lesser General Public License as published by the Free Software Foundation; either |
-- version 2.1 of the License, or (at your option) any later version. |
-- This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; |
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
-- See the GNU Lesser General Public License for more details. |
-- You should have received a copy of the GNU Lesser General Public License along with this |
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html |
---------------------------------------------------------------------------------------------------
--=================================================================================================
-- Libraries & Packages
--=================================================================================================
-- Standard library
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- std_logic definitions
use IEEE.NUMERIC_STD.all; -- conversion functions
-- Specific library
library work;
use work.WF_PACKAGE.all; -- definitions of types, constants, entities
--=================================================================================================
-- Entity declaration for wf_jtag_controller
--=================================================================================================
entity wf_jtag_controller is port(
-- INPUTS
-- nanoFIP User Interface, General signal
uclk_i : in std_logic; -- 40 MHz clock
-- nanoFIP User Interface, JTAG Controller signal
jc_tdo_i : in std_logic; -- JTAG TDO input
-- Signal from the wf_reset_unit
nfip_rst_i : in std_logic; -- nanoFIP internal reset
-- Signals from the wf_consumption unit
jc_start_p_i : in std_logic; -- pulse upon validation of a var_4 RP_DAT frame
jc_mem_data_i : in std_logic_vector (7 downto 0); -- byte retreived from the JC_consumed memory
-- OUTPUTS
-- nanoFIP User Interface, JTAG Controller signals
jc_tms_o : out std_logic; -- JTAG TMS output
jc_tdi_o : out std_logic; -- JTAG TDI output
jc_tck_o : out std_logic; -- JTAG TCK output
-- Signal to the wf_production unit
jc_tdo_byte_o : out std_logic_vector (7 downto 0); -- byte containing the TDO sample for the next var_5
-- Signal to the wf_consumption unit
jc_mem_adr_rd_o : out std_logic_vector (8 downto 0));-- address of byte to be retreived from the JC_cons memory
end entity wf_jtag_controller;
--=================================================================================================
-- architecture declaration
--=================================================================================================
architecture rtl of wf_jtag_controller is
-- FSM
type jc_st_t is (IDLE, GET_BYTE, PLAY_BYTE, SET_ADDR);
signal jc_st, nx_jc_st : jc_st_t;
signal s_idle, s_play_byte, s_set_addr : std_logic;
signal s_not_play_byte : std_logic;
signal s_session_timedout : std_logic;
-- bytes counter
signal s_bytes_c, s_bytes_c_d1 : unsigned (6 downto 0);
-- retrieval of the number of TMS/ TDI bits that have to be delivered
signal s_frame_bits_lsb, s_frame_bits_msb : std_logic_vector (7 downto 0);
signal s_frame_bits : unsigned (15 downto 0);
-- number of TMS/ TDI bits delivered so far
signal s_bits_so_far : unsigned (15 downto 0);
-- TCK generation
signal s_tck, s_tck_c_is_full : std_logic;
signal s_tck_r_edge_p, s_tck_f_edge_p : std_logic;
signal s_tck_c, s_tck_period, s_tck_four_periods : unsigned (c_FOUR_JC_TCK_C_LGTH-1 downto 0);
signal s_tck_half_period, s_tck_quarter_period : unsigned (c_FOUR_JC_TCK_C_LGTH-1 downto 0);
--=================================================================================================
-- architecture begin
--=================================================================================================
begin
---------------------------------------------------------------------------------------------------
-- FSM --
---------------------------------------------------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- JTAG Controller FSM: the state machine is divided in three parts (a clocked process
-- to store the current state, a combinatorial process to manage state transitions and finally a
-- combinatorial process to manage the output signals), which are the three processes that follow.
-- After the reception of a var_4 RP_DAT frame the FSM starts retrieving one by one bytes from
-- the JC_consumed memory. The first two bytes concatenated in big endian encoding indicate the
-- total amount of TMS/ TDI bits that have to be retrieved and output.
-- The rest of the bytes contain the TMS/ TDI bits.
-- The FSM goes back to IDLE if the counter that counts the amount the bits that have been output
-- reaches the total amount.
-- To add a robust layer of protection to the FSM, we have implemented a counter, dependent only on
-- the system clock, that from any state can bring the FSM back to IDLE. A frame with the maximum
-- number of TMS/ TDI bits needs: 122 bytes * ((4 * JC_TCK) + 2 uclk) seconds to be treated.
-- For a 5 MHz JC_TCK clock this is 103.7 us. We use a counter of c_JC_TIMEOUT_C_LGTH = 13 bits
-- which means that the FSM is reset if 204.8 us have passed since it has left the IDLE state.
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Synchronous process JC_FSM_Sync: storage of the current state of the FSM
JC_FSM_Sync: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' or s_session_timedout = '1' then
jc_st <= IDLE;
else
jc_st <= nx_jc_st;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process JC_FSM_Comb_State_Transitions: Definition of the state
-- transitions of the FSM.
JC_FSM_Comb_State_Transitions: process (jc_st, s_bytes_c, s_frame_bits,s_bits_so_far, jc_start_p_i,
s_tck_c_is_full, s_tck_r_edge_p, s_tck_f_edge_p)
begin
case jc_st is
when IDLE =>
if jc_start_p_i = '1' then -- consumed var_4 frame validated
nx_jc_st <= SET_ADDR;
else
nx_jc_st <= IDLE;
end if;
when SET_ADDR =>
nx_jc_st <= GET_BYTE; -- 1 uclk cycle for the setting of the memory
-- address; byte available at the next cycle
when GET_BYTE =>
if s_bytes_c < 2 then -- 2 first bytes: amount of JC_TMS & JC_TDI bits
nx_jc_st <= SET_ADDR;
else -- the rest of the bytes have to be "played"
nx_jc_st <= PLAY_BYTE;
end if;
when PLAY_BYTE =>
if s_frame_bits <= 0 or s_frame_bits > c_MAX_FRAME_BITS then
nx_jc_st <= IDLE; -- outside expected limits
elsif s_frame_bits > s_bits_so_far then -- still available bits to go..
if s_tck_c_is_full = '1' then-- byte completed; a new one has
nx_jc_st <= SET_ADDR; -- to be retrieved
else -- byte being output
nx_jc_st <= PLAY_BYTE;
end if;
else -- last bit
if s_tck_r_edge_p = '1' or s_tck_f_edge_p = '1' then
nx_jc_st <= IDLE; -- wait until the completion of a JC_TCK cycle
else
nx_jc_st <= PLAY_BYTE;
end if;
end if;
when OTHERS =>
nx_jc_st <= IDLE;
end case;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process JC_FSM_Comb_Output_Signals: Definition of the output signals of the FSM.
JC_FSM_Comb_Output_Signals: process (jc_st)
begin
case jc_st is
when IDLE =>
-----------------------------
s_idle <= '1';
-----------------------------
s_set_addr <= '0';
s_play_byte <= '0';
when SET_ADDR =>
s_idle <= '0';
-----------------------------
s_set_addr <= '1';
-----------------------------
s_play_byte <= '0';
when GET_BYTE =>
s_idle <= '0';
s_set_addr <= '0';
s_play_byte <= '0';
when PLAY_BYTE =>
s_idle <= '0';
s_set_addr <= '0';
-----------------------------
s_play_byte <= '1';
-----------------------------
when OTHERS =>
-----------------------------
s_idle <= '1';
-----------------------------
s_set_addr <= '0';
s_play_byte <= '0';
end case;
end process;
---------------------------------------------------------------------------------------------------
-- JC_TCK generation --
---------------------------------------------------------------------------------------------------
-- Instantiation of a wf_incr_counter used for the generation of the JC_TCK output clock.
-- The counter is filled up after having counted 4 JC_TCK periods; this corresponds to the amount
-- of periods needed for outputting a full JC_TMS/ JC_TDI byte.
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -
JC_TCK_periods_counter: wf_incr_counter
generic map(g_counter_lgth => c_FOUR_JC_TCK_C_LGTH)
port map(
uclk_i => uclk_i,
counter_reinit_i => s_not_play_byte,
counter_incr_i => s_play_byte,
counter_is_full_o => s_tck_c_is_full,
------------------------------------------
counter_o => s_tck_c);
------------------------------------------
s_not_play_byte <= not s_play_byte;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
JC_TCK_Construction: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
s_tck <= '1';
else
if s_tck_f_edge_p = '1' or s_tck_r_edge_p = '1' then
s_tck <= not s_tck;
end if;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
s_tck_four_periods <= (others => '1'); -- # uclk ticks for 4 JC_TCK periods i.e delivery of 1 byte
s_tck_period <= (s_tck_four_periods srl 2)+1; -- # uclk ticks for 1 JC_TCK period
s_tck_half_period <= (s_tck_four_periods srl 3)+1; -- # uclk ticks for 1/2 JC_TCK period
s_tck_quarter_period <= (s_tck_four_periods srl 4)+1; -- # uclk ticks for 1/4 JC_TCK period
-- s_tck_four_periods : >------------------------<
-- s_tck_period : >-----<
-- s_tck_half_period : >--<
-- s_tck_quarter_period: >-<
-- s_tck : -|__|--|__|--|__|--|__|-
s_tck_f_edge_p <= '1' when (s_tck_c = s_tck_quarter_period) or
(s_tck_c = (2*s_tck_half_period) +s_tck_quarter_period) or
(s_tck_c = (4*s_tck_half_period) +s_tck_quarter_period) or
(s_tck_c = (6*s_tck_half_period) +s_tck_quarter_period) else '0';
s_tck_r_edge_p <= '1' when (s_tck_c = s_tck_half_period+s_tck_quarter_period) or
(s_tck_c = (3*s_tck_half_period) +s_tck_quarter_period) or
(s_tck_c = (5*s_tck_half_period) +s_tck_quarter_period) or
(s_tck_c = (7*s_tck_half_period) +s_tck_quarter_period) else '0';
jc_tck_o <= s_tck;
---------------------------------------------------------------------------------------------------
-- Bytes counter --
---------------------------------------------------------------------------------------------------
-- Instantiation of a wf_incr_counter for the counting of the bytes that are being retreived from
-- the JC_cons memory.
JC_bytes_counter: wf_incr_counter
generic map(g_counter_lgth => 7)
port map(
uclk_i => uclk_i,
counter_reinit_i => s_idle,
counter_incr_i => s_set_addr,
counter_is_full_o => open,
------------------------------------------
counter_o => s_bytes_c);
------------------------------------------
jc_mem_adr_rd_o <= std_logic_vector (resize((s_bytes_c + 2), jc_mem_adr_rd_o'length));
-- "+2" is bc the first 2 bytes in the memory (PDU_TYPE and LGTH) are not read
---------------------------------------------------------------------------------------------------
-- Delivered bits counter --
---------------------------------------------------------------------------------------------------
-- Creation of a counter counting the number of TMS and TDI bits that have been output.
-- The output of this counter, s_bits_so_far, could have been derived from the s_bytes_c with some
-- combinatorial logic, but then the timing performance was prohibiting.
JC_bits_counter: process (uclk_i)
begin
if rising_edge (uclk_i) then
if s_idle = '1' then
s_bits_so_far <= (others => '0');
elsif s_tck_f_edge_p = '1' then
s_bits_so_far <= s_bits_so_far + 2; -- 1 TMS + 1 TDI bits
end if;
end if;
end process;
---------------------------------------------------------------------------------------------------
-- Frame bits retrieval --
---------------------------------------------------------------------------------------------------
-- Construction of the 16 bits word that indicates the amount of TMS/ TDI bits that have to be
-- played from this frame. The word is the result of the big endian concatenation of the 1st and
-- 2nd data bytes from the memory.
Bits_Number_retrieval: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
s_bytes_c_d1 <= (others => '0');
s_frame_bits_msb <= (others => '0');
s_frame_bits_lsb <= (others => '0');
else
s_bytes_c_d1 <= s_bytes_c;
if s_set_addr = '1' and s_bytes_c_d1 = 0 then
s_frame_bits_msb <= jc_mem_data_i;
end if;
if s_set_addr = '1' and s_bytes_c_d1 = 1 then
s_frame_bits_lsb <= jc_mem_data_i;
end if;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
s_frame_bits <= unsigned (s_frame_bits_msb) & unsigned (s_frame_bits_lsb);
---------------------------------------------------------------------------------------------------
-- TMS and TDI player --
---------------------------------------------------------------------------------------------------
-- Delivery of the jc_tms_o and jc_tdi_o bits on the falling edge of the jc_tck_o clock.
-- At the "PLAY_BYTE" state of the FSM the incoming jc_mem_data_i byte is decomposed to 4 TMS and
-- 4 TDI bits; a pair of TMS/ TDI bits is output on every TCK falling edge.
JC_TMS_TDI_player: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
jc_tms_o <= '0';
jc_tdi_o <= '0';
elsif s_tck_f_edge_p = '1' then
if s_tck_c < (s_tck_period) then -- 1st JC_TMS/ JC_TDI pair
jc_tms_o <= jc_mem_data_i(7);
jc_tdi_o <= jc_mem_data_i(6);
elsif s_tck_c < (s_tck_period sll 1) then -- 2nd JC_TMS/ JC_TDI pair
jc_tms_o <= jc_mem_data_i(5);
jc_tdi_o <= jc_mem_data_i(4);
elsif s_tck_c < ((s_tck_period sll 1)+s_tck_period) then -- 3rd JC_TMS/ JC_TDI pair
jc_tms_o <= jc_mem_data_i(3);
jc_tdi_o <= jc_mem_data_i(2);
else
jc_tms_o <= jc_mem_data_i(1); -- 4th JC_TMS/ JC_TDI pair
jc_tdi_o <= jc_mem_data_i(0);
end if;
end if;
end if;
end process;
---------------------------------------------------------------------------------------------------
-- TDO sampler --
---------------------------------------------------------------------------------------------------
-- Sampling of the jc_tdo_i input on the rising edge of the jc_tck_o clock. Only the last sampled
-- bit is significant and is delivered.
-- Note: on the side of the target TAP, the jc_tdo should be provided on the falling edge of jc_tck;
-- a falling jc_tck edge comes many uclk cycles before a rising one, which is nanoFIP's sampling
-- moment for jc_tdo; therefore on the rising edges, jc_tdo is not expected to be metastable.
-- That is why we have decided not to synchronize the jc_tdo input.
JC_TDO_sampling: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
jc_tdo_byte_o <= (others => '0');
elsif s_tck_r_edge_p = '1' then
jc_tdo_byte_o <= "0000000" & jc_tdo_i;
end if;
end if;
end process;
---------------------------------------------------------------------------------------------------
-- Independent Timeout Counter --
---------------------------------------------------------------------------------------------------
-- Instantiation of a wf_decr_counter relying only on the system clock, as an additional
-- way to go back to IDLE state, in case any other logic is being stuck. The timeout is 204.8 us.
Session_Timeout_Counter: wf_decr_counter
generic map(g_counter_lgth => c_JC_TIMEOUT_C_LGTH)
port map(
uclk_i => uclk_i,
counter_rst_i => nfip_rst_i,
counter_top_i => (others => '1'),
counter_load_i => s_idle,
counter_decr_i => '1', -- on each uclk tick
counter_o => open,
---------------------------------------------------
counter_is_zero_o => s_session_timedout);
---------------------------------------------------
end architecture rtl;
--=================================================================================================
-- architecture end
--=================================================================================================
---------------------------------------------------------------------------------------------------
-- E N D O F F I L E
--------------------------------------------------------------------------------------------------- | mit | c0cd9f7557ef7195936935ee3744b6ef | 0.36932 | 4.68987 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip/wf_status_bytes_gen.vhd | 1 | 26,557 | --_________________________________________________________________________________________________
-- |
-- |The nanoFIP| |
-- |
-- CERN,BE/CO-HT |
--________________________________________________________________________________________________|
---------------------------------------------------------------------------------------------------
-- |
-- wf_status_bytes_gen |
-- |
---------------------------------------------------------------------------------------------------
-- File wf_status_bytes_gen.vhd |
-- |
-- Description Generation of the nanoFIP status and MPS status bytes. |
-- The unit is also responsible for outputting the "nanoFIP User Interface, |
-- NON_WISHBONE" signals U_CACER, U_PACER, R_TLER, R_FCSER, that correspond to |
-- nanoFIP status bits 2 to 5. |
-- |
-- The information contained in the nanoFIP status byte is coming from : |
-- o the wf_consumption unit, for the bits 4 and 5 |
-- o the "nanoFIP FIELDRIVE" inputs FD_WDGN and FD_TXER, for the bits 6 and 7 |
-- o the "nanoFIP User Interface, NON_WISHBONE" inputs (VAR_ACC) and outputs |
-- (VAR_RDY), for the bits 2 and 3. |
-- |
-- For the MPS byte, in memory mode, the refreshment and significance bits are set to|
-- 1 if the user has updated the produced variable var3 since its last transmission; |
-- the signal "nanoFIP User Interface, NON_WISHBONE" input VAR3_ACC,is used for this.|
-- In stand-alone mode the MPS status byte has the refreshment and significance set |
-- to 1. The same happens for the JTAG produced variable var_5, regardless of the |
-- mode. |
-- |
-- The MPS and the nanoFIP status byte are reset after having been sent or after a |
-- nanoFIP internal reset. |
-- |
-- Reminder: |
-- ______________________ __________ ____________________________________________ |
-- | nanoFIP STATUS BIT | NAME | CONTENTS | |
-- |______________________|__________|____________________________________________| |
-- | 0 | r1 | reserved | |
-- |______________________|__________|____________________________________________| |
-- | 1 | r2 | reserved | |
-- |______________________|__________|____________________________________________| |
-- | 2 | u_cacer | user cons var access error | |
-- |______________________|__________|____________________________________________| |
-- | 3 | u_pacer | user prod var access error | |
-- |______________________|__________|____________________________________________| |
-- | 4 | r_tler | received CTRL, PDU_TYPE or LGTH error | |
-- |______________________|__________|____________________________________________| |
-- | 5 | r_fcser | received FCS or bit number error | |
-- |______________________|__________|____________________________________________| |
-- | 6 | t_txer | transmit error (FIELDRIVE) | |
-- |______________________|__________|____________________________________________| |
-- | 7 | t_wder | watchdog error (FIELDRIVE) | |
-- |______________________|__________|____________________________________________| |
-- |
-- --------------------------------------------------------------------------- |
-- __________________ ______________ ______________ |
-- | MPS STATUS BIT | NAME | CONTENTS | |
-- |__________________|______________|______________| |
-- | 0 | refreshment | 1/0 | |
-- |__________________|______________|______________| |
-- | 1 | | 0 | |
-- |__________________|______________|______________| |
-- | 2 | significance | 1/0 | |
-- |__________________|______________|______________| |
-- | 3 | | 0 | |
-- |__________________|_____________ |______________| |
-- | 4-7 | | 000 | |
-- |__________________|_____________ |______________| |
-- |
-- |
-- Authors Pablo Alvarez Sanchez ([email protected]) |
-- Evangelia Gousiou ([email protected]) |
-- Date 06/2011 |
-- Version v0.04 |
-- Depends on wf_reset_unit |
-- wf_consumption |
-- wf_prod_bytes_retriever |
-- wf_prod_permit |
---------------- |
-- Last changes |
-- 07/07/2009 v0.01 PA First version |
-- 08/2010 v0.02 EG Internal extention of the var_rdy signals to avoid nanoFIP status |
-- errors few cycles after var_rdy deactivation |
-- 01/2011 v0.03 EG u_cacer,pacer etc outputs added; new input nfip_status_r_tler_p_i |
-- for nanoFIP status bit 4; var_i input not needed as the signals |
-- nfip_status_r_fcser_p_i and nfip_status_r_tler_p_i check the var |
-- 06/2011 v0.04 EG all bits of nanoFIP status byte are reset upon rst_status_bytes_p_i |
-- var_i added for the jtag_var1 treatment; |
-- r_fcser, r_tler_o considered only for a cons variable (bf a wrong |
-- crc on an id-dat could give r_fcser) |
-- 11/2011 v0.042 EG the var3_acc_a_i and not the s_var3_acc_synch(3) was used for |
-- the refreshment:s |
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE |
-- ------------------------------------ |
-- This source file is free software; you can redistribute it and/or modify it under the terms of |
-- the GNU Lesser General Public License as published by the Free Software Foundation; either |
-- version 2.1 of the License, or (at your option) any later version. |
-- This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; |
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
-- See the GNU Lesser General Public License for more details. |
-- You should have received a copy of the GNU Lesser General Public License along with this |
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html |
---------------------------------------------------------------------------------------------------
--=================================================================================================
-- Libraries & Packages
--=================================================================================================
-- Standard library
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- std_logic definitions
use IEEE.NUMERIC_STD.all; -- conversion functions
-- Specific library
library work;
use work.WF_PACKAGE.all; -- definitions of types, constants, entities
--=================================================================================================
-- Entity declaration for wf_status_bytes_gen
--=================================================================================================
entity wf_status_bytes_gen is port(
-- INPUTS
-- nanoFIP User Interface, General signals
uclk_i : in std_logic; -- 40 MHz Clock
slone_i : in std_logic; -- stand-alone mode
-- Signal from the wf_reset_unit
nfip_rst_i : in std_logic; -- nanaoFIP internal reset
-- nanoFIP FIELDRIVE
fd_txer_a_i : in std_logic; -- transmitter error
fd_wdgn_a_i : in std_logic; -- watchdog on transmitter
-- nanoFIP User Interface, NON-WISHBONE
var1_acc_a_i : in std_logic; -- variable 1 access
var2_acc_a_i : in std_logic; -- variable 2 access
var3_acc_a_i : in std_logic; -- variable 3 access
-- Signals from the wf_consumption unit
nfip_status_r_fcser_p_i : in std_logic; -- wrong CRC bytes received
nfip_status_r_tler_p_i : in std_logic; -- wrong PDU_TYPE, CTRL or LGTH bytes received
var1_rdy_i : in std_logic; -- variable 1 ready
var2_rdy_i : in std_logic; -- variable 2 ready
-- Signals from the wf_prod_bytes_retriever unit
rst_status_bytes_p_i : in std_logic; -- reset for both status bytes;
-- they are reset right after having been delivered
-- Signals from the wf_prod_permit unit
var3_rdy_i : in std_logic; -- variable 3 ready
-- Signal from the wf_engine_control unit
var_i : in t_var; -- variable type that is being treated
-- OUTPUTS
-- nanoFIP User Interface, NON-WISHBONE outputs
r_fcser_o : out std_logic; -- nanoFIP status byte, bit 5
r_tler_o : out std_logic; -- nanoFIP status byte, bit 4
u_cacer_o : out std_logic; -- nanoFIP status byte, bit 2
u_pacer_o : out std_logic; -- nanoFIP status byte, bit 3
-- Signal to the wf_prod_bytes_retriever
mps_status_byte_o : out std_logic_vector (7 downto 0); -- MPS status byte
nFIP_status_byte_o : out std_logic_vector (7 downto 0));-- nanoFIP status byte
end entity wf_status_bytes_gen;
--=================================================================================================
-- architecture declaration
--=================================================================================================
architecture rtl of wf_status_bytes_gen is
-- synchronizers
signal s_fd_txer_synch, s_fd_wdg_synch, s_var1_acc_synch : std_logic_vector (2 downto 0);
signal s_var2_acc_synch, s_var3_acc_synch : std_logic_vector (2 downto 0);
-- MPS refreshment/ significance bit
signal s_refreshment : std_logic;
-- nanoFIP status byte
signal s_nFIP_status_byte : std_logic_vector (7 downto 0);
-- extension of var_rdy signals
signal s_var1_rdy_c, s_var2_rdy_c, s_var3_rdy_c : unsigned (3 downto 0);
signal s_var1_rdy_c_incr,s_var1_rdy_c_reinit,s_var1_rdy_extended : std_logic;
signal s_var2_rdy_c_incr,s_var2_rdy_c_reinit,s_var2_rdy_extended : std_logic;
signal s_var3_rdy_c_incr,s_var3_rdy_c_reinit,s_var3_rdy_extended : std_logic;
--=================================================================================================
-- architecture begin
--=================================================================================================
begin
---------------------------------------------------------------------------------------------------
-- FD_TXER, FD_WDGN, VARx_ACC Synchronizers --
---------------------------------------------------------------------------------------------------
FIELDRIVE_inputs_synchronizer: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
s_fd_wdg_synch <= (others => '0');
s_fd_txer_synch <= (others => '0');
else
s_fd_wdg_synch <= s_fd_wdg_synch (1 downto 0) & not fd_wdgn_a_i;
s_fd_txer_synch <= s_fd_txer_synch (1 downto 0) & fd_txer_a_i;
end if;
end if;
end process;
---------------------------------------------------------------------------------------------------
VAR_ACC_synchronizer: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
s_var1_acc_synch <= (others => '0');
s_var2_acc_synch <= (others => '0');
s_var3_acc_synch <= (others => '0');
else
s_var1_acc_synch <= s_var1_acc_synch(1 downto 0) & var1_acc_a_i;
s_var2_acc_synch <= s_var2_acc_synch(1 downto 0) & var2_acc_a_i;
s_var3_acc_synch <= s_var3_acc_synch(1 downto 0) & var3_acc_a_i;
end if;
end if;
end process;
---------------------------------------------------------------------------------------------------
-- MPS status byte --
---------------------------------------------------------------------------------------------------
-- Synchronous process Refreshment_bit_Creation: Creation of the refreshment bit (used in
-- the MPS status byte). The bit is set to 1 if the user has updated the produced variable since
-- its last transmission. The process is checking if the signal VAR3_ACC has been asserted since
-- the last production of a variable.
Refreshment_bit_Creation: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
s_refreshment <= '0';
else
if rst_status_bytes_p_i = '1' then -- bit reinitialized after a production
s_refreshment <= '0';
elsif s_var3_acc_synch(2) = '1' then -- indication that the memory has been accessed
s_refreshment <= '1';
end if;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process MPS_byte_Generation: Creation of the MPS byte (Table 2, functional specs)
MPS_byte_Generation: process (slone_i, s_refreshment, var_i)
begin -- var_5, regardless of the mode, has signif. & refresh. set to 1
if slone_i = '1' or var_i = var_5 then -- stand-alone mode has signif. & refresh. set to 1
mps_status_byte_o (7 downto 3) <= (others => '0');
mps_status_byte_o (c_SIGNIFICANCE_INDEX) <= '1';
mps_status_byte_o (1) <= '0';
mps_status_byte_o (c_REFRESHMENT_INDEX) <= '1';
else
mps_status_byte_o (7 downto 3) <= (others => '0');
mps_status_byte_o (c_REFRESHMENT_INDEX) <= s_refreshment;
mps_status_byte_o (1) <= '0';
mps_status_byte_o (c_SIGNIFICANCE_INDEX) <= s_refreshment;
end if;
end process;
---------------------------------------------------------------------------------------------------
-- nanoFIP status byte --
---------------------------------------------------------------------------------------------------
-- Synchronous process nFIP_status_byte_Generation: Creation of the nanoFIP status byte (Table 8,
-- functional specs)
nFIP_status_byte_Generation: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
s_nFIP_status_byte <= (others => '0');
else
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- reinitialization after the transmission of a produced variable
if rst_status_bytes_p_i = '1' then
s_nFIP_status_byte <= (others => '0');
else
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- u_cacer
if ((s_var1_rdy_extended = '0' and s_var1_acc_synch(2) = '1') or
(s_var2_rdy_extended = '0' and s_var2_acc_synch(2) = '1')) then
-- since the last time the status
-- byte was delivered,
s_nFIP_status_byte(c_U_CACER_INDEX) <= '1'; -- the user logic accessed a cons.
-- var. when it was not ready
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- u_pacer
if (s_var3_rdy_extended = '0' and s_var3_acc_synch(2) = '1') then
-- since the last time the status
s_nFIP_status_byte(c_U_PACER_INDEX) <= '1'; -- byte was delivered,
-- the user logic accessed a prod.
-- var. when it was not ready
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- t_wder
if (s_fd_wdg_synch(2) = '1') then -- FIELDRIVE transmission error
s_nFIP_status_byte(c_T_WDER_INDEX) <= '1';
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- t_rxer
if (s_fd_txer_synch(2) = '1') then -- FIELDRIVE watchdog timer problem
s_nFIP_status_byte(c_T_TXER_INDEX) <= '1';
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
--r_tler -- PDU_TYPE or LGTH error on a consumed var
if (nfip_status_r_tler_p_i = '1' and ((var_i = var_1) or (var_i = var_2) or (var_i = var_4) or (var_i = var_rst))) then
s_nFIP_status_byte(c_R_TLER_INDEX) <= '1';
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
--r_fcser -- CRC or bit number error on a consumed var
if (nfip_status_r_fcser_p_i = '1' and ((var_i = var_1) or (var_i = var_2) or (var_i = var_4) or (var_i = var_rst))) then
s_nFIP_status_byte(c_R_FCSER_INDEX) <= '1';
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
end if;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of 3 wf_incr_counters used for the internal extension of each one of the
-- signals VAR1_RDY, VAR2_RDY, VAR3_RDY for 15 uclk cycles.
-- Enabled VAR_ACC during this period will not trigger a nanoFIP status byte error.
-- Note: actually it is the var_acc_synch(2) rather than the VAR_ACC used to check for access errors;
-- var_acc_synch(2) is 3 cycles later than VAR_ACC and therefore enabled VAR_ACC is ignored up to 12
-- uclk cycles (not 15 uclk cycles!) after the deassertion of the VAR_RDY.
Extend_VAR1_RDY: wf_incr_counter -- VAR1_RDY : __|---...---|___________________
generic map(g_counter_lgth => 4) -- s_var1_rdy_extended: __|---...------------------|____
port map( -- --> VAR_ACC here is OK! <--
uclk_i => uclk_i,
counter_reinit_i => s_var1_rdy_c_reinit,
counter_incr_i => s_var1_rdy_c_incr,
counter_is_full_o => open,
------------------------------------------
counter_o => s_var1_rdy_c);
------------------------------------------
s_var1_rdy_c_reinit <= var1_rdy_i or nfip_rst_i;
s_var1_rdy_c_incr <= '1' when s_var1_rdy_c < "1111" else '0';
s_var1_rdy_extended <= '1' when var1_rdy_i= '1' or s_var1_rdy_c_incr = '1' else '0';
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
Extend_VAR2_RDY: wf_incr_counter
generic map(g_counter_lgth => 4)
port map(
uclk_i => uclk_i,
counter_reinit_i => s_var2_rdy_c_reinit,
counter_incr_i => s_var2_rdy_c_incr,
counter_is_full_o => open,
------------------------------------------
counter_o => s_var2_rdy_c);
------------------------------------------
s_var2_rdy_c_reinit <= var2_rdy_i or nfip_rst_i;
s_var2_rdy_c_incr <= '1' when s_var2_rdy_c < "1111" else '0';
s_var2_rdy_extended <= '1' when var2_rdy_i= '1' or s_var2_rdy_c_incr = '1' else '0';
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
Extend_VAR3_RDY: wf_incr_counter
generic map(g_counter_lgth => 4)
port map(
uclk_i => uclk_i,
counter_reinit_i => s_var3_rdy_c_reinit,
counter_incr_i => s_var3_rdy_c_incr,
counter_is_full_o => open,
------------------------------------------
counter_o => s_var3_rdy_c);
------------------------------------------
s_var3_rdy_c_reinit <= var3_rdy_i or nfip_rst_i;
s_var3_rdy_c_incr <= '1' when s_var3_rdy_c < "1111" else '0';
s_var3_rdy_extended <= '1' when VAR3_RDY_i= '1' or s_var3_rdy_c_incr = '1' else '0';
---------------------------------------------------------------------------------------------------
-- Outputs --
---------------------------------------------------------------------------------------------------
nFIP_status_byte_o <= s_nFIP_status_byte;
u_cacer_o <= s_nFIP_status_byte(c_U_CACER_INDEX);
u_pacer_o <= s_nFIP_status_byte(c_U_PACER_INDEX);
r_tler_o <= s_nFIP_status_byte(c_R_TLER_INDEX);
r_fcser_o <= s_nFIP_status_byte(c_R_FCSER_INDEX);
end architecture rtl;
--=================================================================================================
-- architecture end
--=================================================================================================
---------------------------------------------------------------------------------------------------
-- E N D O F F I L E
--------------------------------------------------------------------------------------------------- | mit | a93081e438468f7ec9c016cc0ec1a463 | 0.327898 | 4.646081 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip/wf_package.vhd | 1 | 53,662 | --_________________________________________________________________________________________________
-- |
-- |The nanoFIP| |
-- |
-- CERN,BE/CO-HT |
--________________________________________________________________________________________________|
---------------------------------------------------------------------------------------------------
-- |
-- WF_PACKAGE |
-- |
---------------------------------------------------------------------------------------------------
-- File wf_package.vhd |
-- |
-- Description Definitions of constants, types, entities, functions |
-- Author Pablo Alvarez Sanchez ([email protected]) |
-- Evangelia Gousiou ([email protected]) |
-- Date 11/01/2011 |
-- Version v0.05 |
---------------- |
-- Last changes |
-- 8/2010 v0.01 EG byte_array of all vars cleaned_up (ex: subs_i removed) |
-- 10/2010 v0.02 EG base_addr unsigned(8 downto 0) instead of |
-- std_logic_vector (9 downto 0) to simplify calculations; cleaning-up |
-- 1/2011 v0.03 EG turnaround times & broadcast var (91h) updated following new specs |
-- added DualClkRam |
-- 2/2011 v0.04 EG function for manch_encoder; cleaning up of constants+generics |
-- added CTRL bytes for RP_DAT_MSG and RP_DAT_RQ and RP_DAT_RQ_MSG |
-- 2/2011 v0.05 EG JTAG variables added |
-- 11/2011 v0.06 EG c_SESSION_TIMEOUT_C_LGTH, c_JTAG_TIMEOUT_C_LGTH added |
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE |
-- ------------------------------------ |
-- This source file is free software; you can redistribute it and/or modify it under the terms of |
-- the GNU Lesser General Public License as published by the Free Software Foundation; either |
-- version 2.1 of the License, or (at your option) any later version. |
-- This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; |
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
-- See the GNU Lesser General Public License for more details. |
-- You should have received a copy of the GNU Lesser General Public License along with this |
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html |
---------------------------------------------------------------------------------------------------
--=================================================================================================
-- Libraries & Packages
--=================================================================================================
-- Standard library
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- std_logic definitions
use IEEE.NUMERIC_STD.all; -- conversion functions
--=================================================================================================
-- Package declaration for wf_package
--=================================================================================================
package wf_package is
---------------------------------------------------------------------------------------------------
-- Constant regarding the user clock --
---------------------------------------------------------------------------------------------------
constant c_QUARTZ_PERIOD : real := 25.0;
---------------------------------------------------------------------------------------------------
-- Constants regarding the JTAG controller --
---------------------------------------------------------------------------------------------------
constant c_MAX_FRAME_BITS : natural := 976; -- maximum number of TMS/ TDI bits that can be sent
-- in one frame: 122 bytes * 8 bits
constant c_FOUR_JC_TCK_C_LGTH : natural := 5; -- length of a counter counting 4 JC_TCK periods;
-- the JC_TCK frequency is defined by this constant.
-- ex: 5 MHz JC_TCK period = 200 ns = 4 uclk periods,
-- 4 JC_TCK periods = 16 uclk, hence 5 bits counter.
-- Use c_FOUR_JC_TCK_C_LGTH = 6 for a 2.5 MHz JC_TCK,
-- c_FOUR_JC_TCK_C_LGTH = 7 for 1.25 MHz etc.
-- check also the c_JC_TIMEOUT_C_LGTH in the following paragraph
---------------------------------------------------------------------------------------------------
-- Constants regarding the session timeout counters --
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- To add a robust layer of protection to the FSMs of the design, counters that depend only on
-- the system clock have being implemented; when they are filled up, they can bring the FSMs back
-- to the IDLE state.
-- For the wf_rx_deserializer, at the slowest bit rate, 31.25 kbps, the reception of the longest
-- frame should not last more than:
-- 133 bytes RP_DAT = 34048 us
-- This demands for a 21 bits counter.
-- Similarly, for the wf_tx_serializer, at the slowest bit rate, 31.25 kbps, the transmission of
-- the longest frame should not last more than:
-- 133 bytes RP_DAT = 34048 us
-- This demands for a 21 bits counter.
-- For the wf_engine_control, at the slowest bit rate, 31.25 kbps, the reception of an ID_DAT frame
-- followed by the reception/ transmission of an RP_DAT should not last more than:
-- 8 bytes ID_DAT = 2048 us
-- silence time = 4096 us
-- 133 bytes RP_DAT = 34048 us
-- ------------
-- 40192 us
-- This also demands for a 21 bits counter.
-- Therefore the same length of the timeout counters can be used for the FSMs of the wf_rx_deserializer,
-- wf_tx_serializer and wf_engine_control. The FSMs will be reset if 52 ms (complete 21 bit counter)
-- have passed since they have left the IDLE state.
constant c_SESSION_TIMEOUT_C_LGTH : natural := 21;
---------------------------------------------------------------------------------------------------
-- For the wf_jtag_controller FSM this timeout depends on the frequency of the JC_TCK.
-- The time the FSM needs to handle the biggest frame (122 bytes) is:
-- 122 * ((4 * JC_TCK_period) + 2 uclk_period)
-- For a 5 MHz JC_TCK this is 103.7 us and demands for a counter of 13 bits.
-- Use c_JC_TIMEOUT_C_LGTH = 13 also for a 2.5 MHz JC_TCK,
-- c_JC_TIMEOUT_C_LGTH = 14 for 1.25 MHz etc.
constant c_JC_TIMEOUT_C_LGTH : natural := 13;
---------------------------------------------------------------------------------------------------
-- Constant regarding the deglitch filter --
---------------------------------------------------------------------------------------------------
constant c_DEGLITCH_THRESHOLD : natural := 4;
---------------------------------------------------------------------------------------------------
-- Constant regarding the frame structure --
---------------------------------------------------------------------------------------------------
constant c_MAX_FRAME_BYTES : natural := 130; -- maximum number of bytes in a frame after the
-- FSS (counting starts from 0!)
---------------------------------------------------------------------------------------------------
-- Constants regarding the CRC calculation --
---------------------------------------------------------------------------------------------------
constant c_CRC_POLY_LGTH : natural := 16;
constant c_CRC_GENER_POLY : std_logic_vector (c_CRC_POLY_LGTH - 1 downto 0) := "0001110111001111";
constant c_CRC_VERIF_POLY : std_logic_vector (c_CRC_POLY_LGTH - 1 downto 0) := "0001110001101011";
---------------------------------------------------------------------------------------------------
-- Constants regarding the the ID_DAT and RP_DAT frame structure --
---------------------------------------------------------------------------------------------------
constant c_VP : std_logic_vector (1 downto 0) := "11";
constant c_VN : std_logic_vector (1 downto 0) := "00";
constant c_ONE : std_logic_vector (1 downto 0) := "10";
constant c_ZERO : std_logic_vector (1 downto 0) := "01";
constant c_PRE : std_logic_vector (15 downto 0) := c_ONE & c_ZERO & c_ONE & c_ZERO & c_ONE & c_ZERO & c_ONE & c_ZERO;
constant c_FSD : std_logic_vector (15 downto 0) := c_ONE & c_VP & c_VN & c_ONE & c_ZERO & c_VN & c_VP & c_ZERO;
constant c_FES : std_logic_vector (15 downto 0) := c_ONE & c_VP & c_VN & c_VP & c_VN & c_ONE & c_ZERO & c_ONE;
constant c_FSS : std_logic_vector (31 downto 0) := c_PRE & c_FSD;
---------------------------------------------------------------------------------------------------
-- Constants regarding the CTRL and PDU_TYPE bytes of ID_DAT and RP_DAT frames --
---------------------------------------------------------------------------------------------------
constant c_ID_DAT_CTRL_BYTE : std_logic_vector (5 downto 0) := "000011";
constant c_RP_DAT_CTRL_BYTE : std_logic_vector (5 downto 0) := "000010";
constant c_RP_DAT_MSG_CTRL_BYTE : std_logic_vector (5 downto 0) := "000110";
constant c_RP_DAT_RQ1_CTRL_BYTE : std_logic_vector (5 downto 0) := "101010";
constant c_RP_DAT_RQ2_CTRL_BYTE : std_logic_vector (5 downto 0) := "001010";
constant c_RP_DAT_RQ1_MSG_CTRL_BYTE : std_logic_vector (5 downto 0) := "101110";
constant c_RP_DAT_RQ2_MSG_CTRL_BYTE : std_logic_vector (5 downto 0) := "001110";
constant c_PDU_TYPE_BYTE : std_logic_vector (7 downto 0) := "01000000";
---------------------------------------------------------------------------------------------------
-- Constants regarding the nanoFIP status bits --
---------------------------------------------------------------------------------------------------
constant c_U_CACER_INDEX : integer := 2;
constant c_U_PACER_INDEX : integer := 3;
constant c_R_TLER_INDEX : integer := 4;
constant c_R_FCSER_INDEX : integer := 5;
constant c_T_TXER_INDEX : integer := 6;
constant c_T_WDER_INDEX : integer := 7;
---------------------------------------------------------------------------------------------------
-- Constant regarding the Model & Constructor decoding --
---------------------------------------------------------------------------------------------------
constant c_RELOAD_MID_CID : natural := 8;
---------------------------------------------------------------------------------------------------
-- Constant regarding the Transmitter --
---------------------------------------------------------------------------------------------------
constant c_TX_SCHED_BUFF_LGTH : natural := 4; -- length of the buffer of pulses used for
-- the transmission synchronization
---------------------------------------------------------------------------------------------------
-- Constants regarding the MPS status bits --
---------------------------------------------------------------------------------------------------
constant c_REFRESHMENT_INDEX : integer := 0;
constant c_SIGNIFICANCE_INDEX : integer := 2;
---------------------------------------------------------------------------------------------------
-- Constants regarding the position of bytes in the frame structure --
---------------------------------------------------------------------------------------------------
constant c_CTRL_BYTE_INDEX : std_logic_vector (7 downto 0) := "00000000"; -- 0
constant c_PDU_BYTE_INDEX : std_logic_vector (7 downto 0) := "00000001"; -- 1
constant c_LGTH_BYTE_INDEX : std_logic_vector (7 downto 0) := "00000010"; -- 2
constant c_1st_DATA_BYTE_INDEX : std_logic_vector (7 downto 0) := "00000011"; -- 3
constant c_2nd_DATA_BYTE_INDEX : std_logic_vector (7 downto 0) := "00000100"; -- 4
constant c_CONSTR_BYTE_INDEX : std_logic_vector (7 downto 0) := "00000110"; -- 6
constant c_MODEL_BYTE_INDEX : std_logic_vector (7 downto 0) := "00000111"; -- 7
---------------------------------------------------------------------------------------------------
-- Constants & Types regarding the P3_LGTH[2:0] settings --
---------------------------------------------------------------------------------------------------
-- Construction of a table for the P3_LGTH[2:0] settings
type t_unsigned_array is array (natural range <>) of unsigned(7 downto 0);
constant c_P3_LGTH_TABLE : t_unsigned_array(7 downto 0) :=
(0 => "00000010", -- 2 bytes
1 => "00001000", -- 8 bytes
2 => "00010000", -- 16 bytes
3 => "00100000", -- 32 bytes
4 => "01000000", -- 64 bytes
5 => "01111100", -- 124 bytes
others => "00000010"); -- reserved
---------------------------------------------------------------------------------------------------
-- Constants & Types regarding the bit rate --
---------------------------------------------------------------------------------------------------
-- Calculation of the number of uclk ticks equivalent to the reception/ transmission period
constant c_PERIODS_COUNTER_LGTH : natural := 11; -- in the slowest bit rate (31.25kbps), the
-- period is 32000 ns and can be measured after
-- 1280 uclk ticks. Therefore a counter of 11
-- bits is the max needed for counting
-- transmission/ reception periods.
constant c_BIT_RATE_UCLK_TICKS_31_25Kbit: unsigned :=
to_unsigned((32000 / integer(C_QUARTZ_PERIOD)),c_PERIODS_COUNTER_LGTH);
constant c_BIT_RATE_UCLK_TICKS_1_Mbit: unsigned :=
to_unsigned((1000 / integer(C_QUARTZ_PERIOD)),c_PERIODS_COUNTER_LGTH);
constant c_BIT_RATE_UCLK_TICKS_2_5_Mbit: unsigned :=
to_unsigned((400 /integer(C_QUARTZ_PERIOD)),c_PERIODS_COUNTER_LGTH);
-- Creation of a table with the c_BIT_RATE_UCLK_TICKS info per bit rate
type t_uclk_ticks is array (Natural range <>) of unsigned (c_PERIODS_COUNTER_LGTH-1 downto 0);
constant c_BIT_RATE_UCLK_TICKS : t_uclk_ticks (3 downto 0):=
(0 => (c_BIT_RATE_UCLK_TICKS_31_25Kbit),
1 => (c_BIT_RATE_UCLK_TICKS_1_Mbit),
2 => (c_BIT_RATE_UCLK_TICKS_2_5_Mbit),
3 => (c_BIT_RATE_UCLK_TICKS_2_5_Mbit));
constant c_2_PERIODS_COUNTER_LGTH : natural := 12; -- length of a counter counting 2 reception/
-- transmission periods
---------------------------------------------------------------------------------------------------
-- Constants & Types regarding the turnaround and silence times --
---------------------------------------------------------------------------------------------------
-- Construction of a table with the turnaround and silence times for each bit rate.
-- The table contains the number of uclk ticks corresponding to the turnaround/ silence times.
type t_timeouts is
record
turnaround : integer;
silence : integer;
end record;
constant c_31K25_INDEX : integer := 0;
constant c_1M_INDEX : integer := 1;
constant c_2M5_INDEX : integer := 2;
constant c_RESERVE_INDEX : integer := 3;
type t_timeouts_table is array (natural range <>) of t_timeouts;
constant c_TIMEOUTS_TABLE : t_timeouts_table(3 downto 0) :=
(c_31K25_INDEX => (turnaround => integer (480000.0 / c_QUARTZ_PERIOD),
silence => integer (4096000.0 / c_QUARTZ_PERIOD)),
c_1M_INDEX => (turnaround => integer (14000.0 / c_QUARTZ_PERIOD),
silence => integer (150000.0 / c_QUARTZ_PERIOD)),
c_2M5_INDEX => (turnaround => integer (13500.0 / c_QUARTZ_PERIOD),
silence => integer (96000.0 / c_QUARTZ_PERIOD)),
c_RESERVE_INDEX => (turnaround => integer (480000.0 /C_QUARTZ_PERIOD),
silence => integer (4096000.0 /C_QUARTZ_PERIOD)));
---------------------------------------------------------------------------------------------------
-- Constants & Types regarding the consumed & produced variables --
---------------------------------------------------------------------------------------------------
-- Construction of a table that groups main information for all the variables
type t_var is (var_presence, var_identif, var_1, var_2, var_3, var_rst, var_4, var_5, var_whatever);
type t_byte_array is array (natural range <>) of std_logic_vector (7 downto 0);
type t_var_record is record
var : t_var;
hexvalue : std_logic_vector (7 downto 0);
prod_or_cons : std_logic_vector (1 downto 0);
broadcast : std_logic;
base_addr : unsigned (8 downto 0);
array_lgth : unsigned (7 downto 0);
byte_array : t_byte_array (0 to 15);
end record;
type t_var_array is array (natural range <>) of t_var_record;
constant c_VAR_PRESENCE_INDEX : integer := 0;
constant c_VAR_IDENTIF_INDEX : integer := 1;
constant c_VAR_3_INDEX : integer := 2;
constant c_VAR_1_INDEX : integer := 3;
constant c_VAR_2_INDEX : integer := 4;
constant c_VAR_RST_INDEX : integer := 5;
constant c_VAR_4_INDEX : integer := 6;
constant c_VAR_5_INDEX : integer := 7;
constant c_VARS_ARRAY : t_var_array(0 to 7) :=
(c_VAR_PRESENCE_INDEX => (var => var_presence,
hexvalue => x"14",
prod_or_cons => "10",
broadcast => '0',
base_addr => "---------",
array_lgth => "00000111", -- 8 bytes in total including the CTRL byte
-- (counting starts from 0;-))
byte_array => (0 => "00" & c_RP_DAT_CTRL_BYTE, 1 => x"50", 2 => x"05",
3 => x"80", 4 => x"03" , 5 => x"00", 6 => x"f0",
7 => x"00", others => x"ff")),
c_VAR_IDENTIF_INDEX => (var => var_identif,
hexvalue => x"10",
prod_or_cons => "10",
broadcast => '0',
base_addr => "---------",
array_lgth => "00001010", -- 11 bytes in total including the CTRL byte
byte_array => (0 => "00" & c_RP_DAT_CTRL_BYTE, 1 => x"52", 2 => x"08",
3 => x"01", 4 => x"00" , 5 => x"00", 6 => x"ff",
7 => x"ff", 8 => x"00" , 9 => x"00", 10 => x"00",
others => x"ff")),
c_VAR_3_INDEX => (var => var_3,
hexvalue => x"06",
prod_or_cons => "10",
broadcast => '0',
base_addr => "100000000",
array_lgth => "00000001", -- only the CTRL and PDU_TYPE bytes are
-- predefined
byte_array => (0 => "00" & c_RP_DAT_CTRL_BYTE, 1 => c_PDU_TYPE_BYTE,
others => x"ff")),
c_VAR_1_INDEX => (var => var_1,
hexvalue => x"05",
prod_or_cons => "01",
broadcast => '0',
base_addr => "000000000",
array_lgth => "00000000", -- array_lgth & byte_array fields not used
byte_array => (others => x"ff")),
c_VAR_2_INDEX => (var => var_2,
hexvalue => x"91",
prod_or_cons => "01",
broadcast => '1',
base_addr => "010000000",
array_lgth => "00000000", -- array_lgth & byte_array fields not used
byte_array => (others => x"ff")),
c_VAR_RST_INDEX => (var => var_rst,
hexvalue => x"e0",
prod_or_cons => "01",
broadcast => '1',
base_addr => "---------",
array_lgth => "00000000", -- array_lgth & byte_array fields not used
byte_array => (others => x"ff")),
c_VAR_4_INDEX => (var => var_4,
hexvalue => x"aa",
prod_or_cons => "01",
broadcast => '0',
base_addr => "000000000",
array_lgth => "00000000", -- array_lgth & byte_array fields not used
byte_array => (others => x"ff")),
c_VAR_5_INDEX => (var => var_5,
hexvalue => x"ab",
prod_or_cons => "10",
broadcast => '0',
base_addr => "---------",
array_lgth => "00000101", -- 6 bytes in total: CTRL, PDU_TYPE, LGTH,
-- 1 byte of data, nFIP status and MPS bytes
byte_array => (0 => "00" & c_RP_DAT_CTRL_BYTE, 1 => c_PDU_TYPE_BYTE,
others => x"ff"))); -- only the CTRL and PDU_TYPE bytes
-- are predefined
---------------------------------------------------------------------------------------------------
-- Components Declarations: --
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
component wf_rx_deserializer
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
rx_rst_i : in std_logic;
signif_edge_window_i : in std_logic;
adjac_bits_window_i : in std_logic;
fd_rxd_r_edge_p_i : in std_logic;
fd_rxd_f_edge_p_i : in std_logic;
fd_rxd_i : in std_logic;
sample_manch_bit_p_i : in std_logic;
sample_bit_p_i : in std_logic;
-----------------------------------------------------------------
byte_ready_p_o : out std_logic;
byte_o : out std_logic_vector (7 downto 0);
crc_wrong_p_o : out std_logic;
fss_crc_fes_ok_p_o : out std_logic;
fss_received_p_o : out std_logic;
rx_osc_rst_o : out std_logic);
-----------------------------------------------------------------
end component wf_rx_deserializer;
---------------------------------------------------------------------------------------------------
component wf_tx_serializer
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
tx_start_p_i : in std_logic;
byte_request_accept_p_i : in std_logic;
last_byte_p_i : in std_logic;
byte_i : in std_logic_vector (7 downto 0);
tx_sched_p_buff_i : in std_logic_vector (c_TX_SCHED_BUFF_LGTH -1 downto 0);
-----------------------------------------------------------------
tx_byte_request_p_o : out std_logic;
tx_completed_p_o : out std_logic;
tx_osc_rst_p_o : out std_logic;
tx_data_o : out std_logic;
tx_enable_o : out std_logic);
-----------------------------------------------------------------
end component wf_tx_serializer;
---------------------------------------------------------------------------------------------------
component wf_cons_bytes_processor
port (
uclk_i : in std_logic;
slone_i : in std_logic;
nfip_rst_i : in std_logic;
wb_clk_i : in std_logic;
wb_adr_i : in std_logic_vector (8 downto 0);
byte_ready_p_i : in std_logic;
byte_index_i : in std_logic_vector (7 downto 0);
var_i : in t_var;
byte_i : in std_logic_vector (7 downto 0);
jc_mem_adr_rd_i : in std_logic_vector (8 downto 0);
-----------------------------------------------------------------
-- MODIFIED was (15 downto 0)
data_o : out std_logic_vector (7 downto 0);
jc_mem_data_o : out std_logic_vector (7 downto 0);
cons_ctrl_byte_o : out std_logic_vector (7 downto 0);
cons_pdu_byte_o : out std_logic_vector (7 downto 0);
cons_lgth_byte_o : out std_logic_vector (7 downto 0);
cons_var_rst_byte_1_o : out std_logic_vector (7 downto 0);
cons_var_rst_byte_2_o : out std_logic_vector (7 downto 0));
-----------------------------------------------------------------
end component wf_cons_bytes_processor;
---------------------------------------------------------------------------------------------------
component wf_consumption is
port (
uclk_i : in std_logic;
slone_i : in std_logic;
subs_i : in std_logic_vector (7 downto 0);
nfip_rst_i : in std_logic;
rx_byte_i : in std_logic_vector (7 downto 0);
rx_byte_ready_p_i : in std_logic;
rx_fss_crc_fes_ok_p_i : in std_logic;
rx_crc_wrong_p_i : in std_logic;
wb_clk_i : in std_logic;
wb_adr_i : in std_logic_vector (8 downto 0);
cons_bytes_excess_i : in std_logic;
var_i : in t_var;
byte_index_i : in std_logic_vector (7 downto 0);
jc_mem_adr_rd_i : in std_logic_vector (8 downto 0);
-----------------------------------------------------------------
var1_rdy_o : out std_logic;
var2_rdy_o : out std_logic;
jc_start_p_o : out std_logic;
-- MODIFIED was (15 downto 0)
data_o : out std_logic_vector (7 downto 0);
nfip_status_r_tler_p_o : out std_logic;
assert_rston_p_o : out std_logic;
rst_nfip_and_fd_p_o : out std_logic;
jc_mem_data_o : out std_logic_vector (7 downto 0));
-----------------------------------------------------------------
end component wf_consumption;
---------------------------------------------------------------------------------------------------
component wf_jtag_controller is
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
jc_mem_data_i : in std_logic_vector (7 downto 0);
jc_start_p_i : in std_logic;
jc_tdo_i : in std_logic;
-----------------------------------------------------------------
jc_tms_o : out std_logic;
jc_tdi_o : out std_logic;
jc_tck_o : out std_logic;
jc_tdo_byte_o : out std_logic_vector (7 downto 0);
--TP39 : out std_logic;
jc_mem_adr_rd_o : out std_logic_vector (8 downto 0));
-----------------------------------------------------------------
end component wf_jtag_controller;
---------------------------------------------------------------------------------------------------
component wf_fd_receiver is
port (
uclk_i : in std_logic;
rate_i : in std_logic_vector (1 downto 0);
fd_rxd_a_i : in std_logic;
nfip_rst_i : in std_logic;
rx_rst_i : in std_logic;
-----------------------------------------------------------------
rx_byte_o : out std_logic_vector (7 downto 0);
rx_byte_ready_p_o : out std_logic;
rx_fss_crc_fes_ok_p_o : out std_logic;
rx_fss_received_p_o : out std_logic;
rx_crc_wrong_p_o : out std_logic );
-----------------------------------------------------------------
end component wf_fd_receiver;
---------------------------------------------------------------------------------------------------
component wf_rx_osc is
port (
uclk_i : in std_logic;
rate_i : in std_logic_vector (1 downto 0);
nfip_rst_i : in std_logic;
fd_rxd_edge_p_i : in std_logic;
rx_osc_rst_i : in std_logic;
-----------------------------------------------------------------
rx_manch_clk_p_o : out std_logic;
rx_bit_clk_p_o : out std_logic;
rx_signif_edge_window_o : out std_logic;
rx_adjac_bits_window_o : out std_logic );
-----------------------------------------------------------------
end component wf_rx_osc;
---------------------------------------------------------------------------------------------------
component wf_production is
port (
uclk_i : in std_logic;
slone_i : in std_logic;
nostat_i : in std_logic;
nfip_rst_i : in std_logic;
wb_clk_i : in std_logic;
wb_adr_i : in std_logic_vector (8 downto 0);
wb_data_i : in std_logic_vector (7 downto 0);
wb_ack_prod_p_i : in std_logic;
slone_data_i : in std_logic_vector (15 downto 0);
var1_acc_a_i : in std_logic;
var2_acc_a_i : in std_logic;
var3_acc_a_i : in std_logic;
fd_txer_a_i : in std_logic;
fd_wdgn_a_i : in std_logic;
byte_index_i : in std_logic_vector (7 downto 0);
data_lgth_i : in std_logic_vector (7 downto 0);
byte_request_accept_p_i : in std_logic;
var_i : in t_var;
var1_rdy_i : in std_logic;
var2_rdy_i : in std_logic;
nfip_status_r_fcser_p_i : in std_logic;
nfip_status_r_tler_p_i : in std_logic;
constr_id_dec_i : in std_logic_vector (7 downto 0);
model_id_dec_i : in std_logic_vector (7 downto 0);
jc_tdo_byte_i : in std_logic_vector (7 downto 0);
-----------------------------------------------------------------
byte_o : out std_logic_vector (7 downto 0);
u_cacer_o : out std_logic;
r_fcser_o : out std_logic;
u_pacer_o : out std_logic;
r_tler_o : out std_logic;
var3_rdy_o : out std_logic);
-----------------------------------------------------------------
end component wf_production;
---------------------------------------------------------------------------------------------------
component wf_fd_transmitter is
port (
uclk_i : in std_logic;
rate_i : in std_logic_vector (1 downto 0);
nfip_rst_i : in std_logic;
tx_byte_i : in std_logic_vector (7 downto 0);
tx_byte_request_accept_p_i : in std_logic;
tx_last_data_byte_p_i : in std_logic;
tx_start_p_i : in std_logic;
-----------------------------------------------------------------
tx_byte_request_p_o : out std_logic;
tx_completed_p_o : out std_logic;
tx_data_o : out std_logic;
tx_enable_o : out std_logic;
tx_clk_o : out std_logic);
-----------------------------------------------------------------
end component wf_fd_transmitter;
---------------------------------------------------------------------------------------------------
component wf_tx_osc is
port (
uclk_i : in std_logic;
rate_i : in std_logic_vector (1 downto 0);
nfip_rst_i : in std_logic;
tx_osc_rst_p_i : in std_logic;
-----------------------------------------------------------------
tx_clk_o : out std_logic;
tx_sched_p_buff_o : out std_logic_vector (c_TX_SCHED_BUFF_LGTH -1 downto 0));
-----------------------------------------------------------------
end component wf_tx_osc;
---------------------------------------------------------------------------------------------------
component wf_prod_bytes_retriever is
port (
uclk_i : in std_logic;
slone_i : in std_logic;
nostat_i : in std_logic;
nfip_rst_i : in std_logic;
model_id_dec_i : in std_logic_vector (7 downto 0);
constr_id_dec_i : in std_logic_vector (7 downto 0);
wb_clk_i : in std_logic;
wb_data_i : in std_logic_vector (7 downto 0);
wb_adr_i : in std_logic_vector (8 downto 0);
wb_ack_prod_p_i : in std_logic;
slone_data_i : in std_logic_vector (15 downto 0);
nFIP_status_byte_i : in std_logic_vector (7 downto 0);
mps_status_byte_i : in std_logic_vector (7 downto 0);
var_i : in t_var;
data_lgth_i : in std_logic_vector (7 downto 0);
byte_index_i : in std_logic_vector (7 downto 0);
byte_being_sent_p_i : in std_logic;
var3_rdy_i : in std_logic;
jc_tdo_byte_i : in std_logic_vector (7 downto 0);
-----------------------------------------------------------------
rst_status_bytes_p_o : out std_logic;
byte_o : out std_logic_vector (7 downto 0));
-----------------------------------------------------------------
end component wf_prod_bytes_retriever;
---------------------------------------------------------------------------------------------------
component wf_engine_control
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
rate_i : in std_logic_vector (1 downto 0);
subs_i : in std_logic_vector (7 downto 0);
p3_lgth_i : in std_logic_vector (2 downto 0);
slone_i : in std_logic;
nostat_i : in std_logic;
tx_byte_request_p_i : in std_logic;
tx_completed_p_i : in std_logic;
rx_fss_received_p_i : in std_logic;
rx_crc_wrong_p_i : in std_logic;
rx_byte_i : in std_logic_vector (7 downto 0);
rx_byte_ready_p_i : in std_logic;
rx_fss_crc_fes_ok_p_i : in std_logic;
-----------------------------------------------------------------
tx_byte_request_accept_p_o : out std_logic;
tx_last_data_byte_p_o : out std_logic;
tx_start_p_o : out std_logic;
prod_byte_index_o : out std_logic_vector (7 downto 0);
cons_byte_index_o : out std_logic_vector (7 downto 0);
prod_data_lgth_o : out std_logic_vector (7 downto 0);
cons_bytes_excess_o : out std_logic;
rx_rst_o : out std_logic;
var_o : out t_var);
-----------------------------------------------------------------
end component wf_engine_control;
---------------------------------------------------------------------------------------------------
component wf_reset_unit
port (
uclk_i : in std_logic;
wb_clk_i : in std_logic;
rstin_a_i : in std_logic;
rstpon_a_i : in std_logic;
rate_i : in std_logic_vector (1 downto 0);
rst_i : in std_logic;
rst_nFIP_and_FD_p_i : in std_logic;
assert_RSTON_p_i : in std_logic;
-----------------------------------------------------------------
wb_rst_o : out std_logic;
nFIP_rst_o : out std_logic;
rston_o : out std_logic;
fd_rstn_o : out std_logic);
-----------------------------------------------------------------
end component wf_reset_unit;
---------------------------------------------------------------------------------------------------
component wf_dualram_512x8_clka_rd_clkb_wr
port (
clk_porta_i : in std_logic;
addr_porta_i : in std_logic_vector (8 downto 0);
clk_portb_i : in std_logic;
addr_portb_i : in std_logic_vector (8 downto 0);
data_portb_i : in std_logic_vector (7 downto 0);
write_en_portb_i : in std_logic;
-----------------------------------------------------------------
data_porta_o : out std_logic_vector (7 downto 0));
-----------------------------------------------------------------
end component wf_dualram_512x8_clka_rd_clkb_wr;
---------------------------------------------------------------------------------------------------
component dualram_512x8 is
port (
CLKA : in std_logic;
ADDRA : in std_logic_vector (8 downto 0);
DINA : in std_logic_vector (7 downto 0);
RWA : in std_logic;
CLKB : in std_logic;
ADDRB : in std_logic_vector (8 downto 0);
DINB : in std_logic_vector (7 downto 0);
RWB : in std_logic;
RESETn : in std_logic;
-----------------------------------------------------------------
DOUTA : out std_logic_vector (7 downto 0);
DOUTB : out std_logic_vector (7 downto 0));
-----------------------------------------------------------------
end component dualram_512x8;
---------------------------------------------------------------------------------------------------
component wf_crc
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
start_crc_p_i : in std_logic;
data_bit_i : in std_logic;
data_bit_ready_p_i : in std_logic;
-----------------------------------------------------------------
crc_ok_p_o : out std_logic;
crc_o : out std_logic_vector (c_CRC_POLY_LGTH - 1 downto 0));
-----------------------------------------------------------------
end component wf_crc;
---------------------------------------------------------------------------------------------------
component wf_manch_encoder is
generic (g_word_lgth : natural);
port (
word_i : in std_logic_vector (g_word_lgth-1 downto 0);
-----------------------------------------------------------------
word_manch_o : out std_logic_vector ((2*g_word_lgth)-1 downto 0));
-----------------------------------------------------------------
end component wf_manch_encoder;
---------------------------------------------------------------------------------------------------
component wf_rx_deglitcher
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
fd_rxd_a_i : in std_logic;
-----------------------------------------------------------------
fd_rxd_filt_o : out std_logic;
fd_rxd_filt_edge_p_o : out std_logic;
fd_rxd_filt_f_edge_p_o : out std_logic);
-----------------------------------------------------------------
end component wf_rx_deglitcher;
---------------------------------------------------------------------------------------------------
component wf_status_bytes_gen
port (
uclk_i : in std_logic;
slone_i : in std_logic;
nfip_rst_i : in std_logic;
fd_wdgn_a_i : in std_logic;
fd_txer_a_i : in std_logic;
var1_acc_a_i : in std_logic;
var2_acc_a_i : in std_logic;
var3_acc_a_i : in std_logic;
var1_rdy_i : in std_logic;
var2_rdy_i : in std_logic;
var3_rdy_i : in std_logic;
nfip_status_r_tler_p_i : in std_logic;
nfip_status_r_fcser_p_i : in std_logic;
rst_status_bytes_p_i : in std_logic;
var_i : in t_var;
-----------------------------------------------------------------
u_cacer_o : out std_logic;
u_pacer_o : out std_logic;
r_tler_o : out std_logic;
r_fcser_o : out std_logic;
nFIP_status_byte_o : out std_logic_vector (7 downto 0);
mps_status_byte_o : out std_logic_vector (7 downto 0));
-----------------------------------------------------------------
end component wf_status_bytes_gen;
---------------------------------------------------------------------------------------------------
component wf_bits_to_txd
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
txd_bit_index_i : in unsigned (4 downto 0);
data_byte_manch_i : in std_logic_vector (15 downto 0);
crc_byte_manch_i : in std_logic_vector (31 downto 0);
sending_fss_i : in std_logic;
sending_data_i : in std_logic;
sending_crc_i : in std_logic;
sending_fes_i : in std_logic;
stop_transmission_i : in std_logic;
tx_clk_p_i : in std_logic;
-----------------------------------------------------------------
txd_o : out std_logic;
tx_enable_o : out std_logic);
-----------------------------------------------------------------
end component wf_bits_to_txd;
---------------------------------------------------------------------------------------------------
component nanofip
port (
rate_i : in std_logic_vector (1 downto 0);
subs_i : in std_logic_vector (7 downto 0);
m_id_i : in std_logic_vector (3 downto 0);
c_id_i : in std_logic_vector (3 downto 0);
p3_lgth_i : in std_logic_vector (2 downto 0);
fd_wdgn_a_i : in std_logic;
fd_txer_a_i : in std_logic;
fd_rxcdn_i : in std_logic;
fd_rxd_i : in std_logic;
uclk_i : in std_logic;
slone_i : in std_logic;
nostat_i : in std_logic;
rstin_i : in std_logic;
rstpon_i : in std_logic;
var1_acc_a_i : in std_logic;
var2_acc_a_i : in std_logic;
var3_acc_a_i : in std_logic;
wb_clk_i : in std_logic;
dat_i : in std_logic_vector (15 downto 0);
adr_i : in std_logic_vector (9 downto 0);
rst_i : in std_logic;
stb_i : in std_logic;
cyc_i : in std_logic;
we_i : in std_logic;
jc_tdo_i : in std_logic;
-----------------------------------------------------------------
rston_o : out std_logic;
-- MODIFIED
-- s_id_o : out std_logic_vector (1 downto 0);
fd_rstn_o : out std_logic;
fd_txena_o : out std_logic;
fd_txck_o : out std_logic;
fd_txd_o : out std_logic;
var1_rdy_o : out std_logic;
var2_rdy_o : out std_logic;
var3_rdy_o : out std_logic;
u_cacer_o : out std_logic;
u_pacer_o : out std_logic;
r_tler_o : out std_logic;
r_fcser_o : out std_logic;
ack_o : out std_logic;
dat_o : out std_logic_vector (15 downto 0);
jc_tms_o : out std_logic;
jc_tdi_o : out std_logic;
jc_tck_o : out std_logic);
-----------------------------------------------------------------
end component nanofip;
---------------------------------------------------------------------------------------------------
component wf_model_constr_decoder
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
model_id_i : in std_logic_vector (3 downto 0);
constr_id_i : in std_logic_vector (3 downto 0);
-----------------------------------------------------------------
-- MODIFIED
-- s_id_o : out std_logic_vector (1 downto 0);
model_id_dec_o : out std_logic_vector (7 downto 0);
constr_id_dec_o : out std_logic_vector (7 downto 0));
-----------------------------------------------------------------
end component wf_model_constr_decoder;
---------------------------------------------------------------------------------------------------
component wf_decr_counter is
generic (g_counter_lgth : natural := 5);
port (
uclk_i : in std_logic;
counter_rst_i : in std_logic;
counter_top_i : in unsigned (g_counter_lgth-1 downto 0);
counter_load_i : in std_logic;
counter_decr_i : in std_logic;
-----------------------------------------------------------------
counter_o : out unsigned (g_counter_lgth-1 downto 0);
counter_is_zero_o : out std_logic);
-----------------------------------------------------------------
end component wf_decr_counter;
---------------------------------------------------------------------------------------------------
component wf_incr_counter is
generic (g_counter_lgth : natural := 8);
port (
uclk_i : in std_logic;
counter_reinit_i : in std_logic;
counter_incr_i : in std_logic;
-----------------------------------------------------------------
counter_o : out unsigned (g_counter_lgth-1 downto 0);
counter_is_full_o : out std_logic);
-----------------------------------------------------------------
end component wf_incr_counter;
---------------------------------------------------------------------------------------------------
component wf_prod_data_lgth_calc is
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
slone_i : in std_logic;
nostat_i : in std_logic;
p3_lgth_i : in std_logic_vector (2 downto 0);
var_i : in t_var;
-----------------------------------------------------------------
prod_data_lgth_o : out std_logic_vector (7 downto 0));
-----------------------------------------------------------------
end component wf_prod_data_lgth_calc;
---------------------------------------------------------------------------------------------------
component wf_cons_outcome is
port (
uclk_i : in std_logic;
slone_i : in std_logic;
nfip_rst_i : in std_logic;
subs_i : in std_logic_vector (7 downto 0);
rx_fss_crc_fes_ok_p_i : in std_logic;
rx_crc_wrong_p_i : in std_logic;
cons_bytes_excess_i : in std_logic;
var_i : in t_var;
byte_index_i : in std_logic_vector (7 downto 0);
cons_ctrl_byte_i : in std_logic_vector (7 downto 0);
cons_pdu_byte_i : in std_logic_vector (7 downto 0);
cons_lgth_byte_i : in std_logic_vector (7 downto 0);
cons_var_rst_byte_1_i : in std_logic_vector (7 downto 0);
cons_var_rst_byte_2_i : in std_logic_vector (7 downto 0);
-----------------------------------------------------------------
var1_rdy_o : out std_logic;
var2_rdy_o : out std_logic;
jc_start_p_o : out std_logic;
nfip_status_r_tler_p_o : out std_logic;
assert_rston_p_o : out std_logic;
rst_nfip_and_fd_p_o : out std_logic);
-----------------------------------------------------------------
end component wf_cons_outcome;
---------------------------------------------------------------------------------------------------
component wf_prod_permit is
port (
uclk_i : in std_logic;
nfip_rst_i : in std_logic;
var_i : in t_var;
-----------------------------------------------------------------
var3_rdy_o : out std_logic);
-----------------------------------------------------------------
end component wf_prod_permit;
---------------------------------------------------------------------------------------------------
component wf_wb_controller is
port (
wb_clk_i : in std_logic;
wb_rst_i : in std_logic;
wb_stb_i : in std_logic;
wb_cyc_i : in std_logic;
wb_we_i : in std_logic;
wb_adr_id_i : in std_logic_vector (2 downto 0);
-----------------------------------------------------------------
wb_ack_prod_p_o : out std_logic;
wb_ack_p_o : out std_logic);
-----------------------------------------------------------------
end component wf_wb_controller;
---------------------------------------------------------------------------------------------------
function f_manch_encoder (word_i :std_logic_vector) return std_logic_vector;
end wf_package;
--=================================================================================================
-- package body
--=================================================================================================
package body wf_package is
---------------------------------------------------------------------------------------------------
-- Function for the encoding of a word to its Manchester 2 (manch.) equivalent.
-- Each bit "1" is replaced by "10" and each bit "0" by "01".
-- The manch. encoding ensures that there is one transition for each bit.
-- o bit : "0" "1"
-- o manch. encoded : "0 1" "1 0"
-- o scheme : _|- -|_
function f_manch_encoder (word_i : std_logic_vector) return std_logic_vector is
variable word_manch_o : std_logic_vector ((2*word_i'length) -1 downto 0);
begin
for I in word_i'range loop
word_manch_o (I*2) := not word_i(I);
word_manch_o (I*2+1) := word_i(I);
end loop;
-----------------------------------------------------------------
return word_manch_o;
-----------------------------------------------------------------
end function;
end wf_package;
--=================================================================================================
-- package end
--=================================================================================================
---------------------------------------------------------------------------------------------------
-- E N D O F F I L E
---------------------------------------------------------------------------------------------------
| mit | 3015df9275956f90d4317b852b3f5e3f | 0.376784 | 4.612119 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip/wf_prod_permit.vhd | 1 | 8,163 | --_________________________________________________________________________________________________
-- |
-- |The nanoFIP| |
-- |
-- CERN,BE/CO-HT |
--________________________________________________________________________________________________|
---------------------------------------------------------------------------------------------------
-- |
-- wf_prod_permit |
-- |
---------------------------------------------------------------------------------------------------
-- File wf_prod_permit.vhd |
-- |
-- Description Generation of the "nanoFIP User Interface, NON_WISHBONE" output signal VAR3_RDY, |
-- according to the variable (var_i) that is being treated. |
-- |
-- Authors Pablo Alvarez Sanchez ([email protected]) |
-- Evangelia Gousiou ([email protected]) |
-- Date 14/1/2011 |
-- Version v0.01 |
-- Depends on wf_engine_control |
-- wf_reset_unit |
---------------- |
-- Last changes |
-- 1/2011 v0.01 EG First version |
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE |
-- ------------------------------------ |
-- This source file is free software; you can redistribute it and/or modify it under the terms of |
-- the GNU Lesser General Public License as published by the Free Software Foundation; either |
-- version 2.1 of the License, or (at your option) any later version. |
-- This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; |
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
-- See the GNU Lesser General Public License for more details. |
-- You should have received a copy of the GNU Lesser General Public License along with this |
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html |
---------------------------------------------------------------------------------------------------
--=================================================================================================
-- Libraries & Packages
--=================================================================================================
-- Standard library
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- std_logic definitions
use IEEE.NUMERIC_STD.all; -- conversion functions
-- Specific library
library work;
use work.WF_PACKAGE.all; -- definitions of types, constants, entities
--=================================================================================================
-- Entity declaration for wf_prod_permit
--=================================================================================================
entity wf_prod_permit is port(
-- INPUTS
-- nanoFIP User Interface, General signals
uclk_i : in std_logic; -- 40 MHz clock
-- Signal from the wf_reset_unit
nfip_rst_i : in std_logic; -- nanoFIP internal reset
-- Signals from the wf_engine_control
var_i : in t_var; -- variable type that is being treated
-- OUTPUT
-- nanoFIP User Interface, NON-WISHBONE outputs
var3_rdy_o : out std_logic); -- signals the user that data can safely be written
end entity wf_prod_permit;
--=================================================================================================
-- architecture declaration
--=================================================================================================
architecture rtl of wf_prod_permit is
--=================================================================================================
-- architecture begin
--=================================================================================================
begin
---------------------------------------------------------------------------------------------------
-- Synchronous process VAR3_RDY_Generation:
-- VAR3_RDY: signals that the user can safely write to the produced variable memory or to the
-- DAT_I bus. It is deasserted right after the end of the reception of a correct var_3 ID_DAT frame
-- and stays de-asserted until the end of the transmission of the corresponding RP_DAT from nanoFIP.
-- Note: A correct ID_DAT frame along with the variable it contained is signaled by the var_i.
-- For produced variables, the signal var_i gets its value after the reception of a correct ID_DAT
-- frame and retains it until the end of the transmission of the corresponding RP_DAT.
-- An example follows:
-- frames : ___[ID_DAT,var_3]__[......RP_DAT......]______________[ID_DAT,var_3]___[.....RP_DAT..
-- var_i : var_whatever > < var_3 > < var_whatever > < var_3
-- VAR3_RDY: -------------------|__________________|--------------------------------|___________
VAR_RDY_Generation: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
var3_rdy_o <= '0';
else
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
case var_i is
when var_3 => -- nanoFIP is producing
---------------------
var3_rdy_o <= '0'; -- while producing, VAR3_RDY is 0
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when others =>
var3_rdy_o <= '1';
end case;
end if;
end if;
end process;
end architecture rtl;
--=================================================================================================
-- architecture end
--=================================================================================================
---------------------------------------------------------------------------------------------------
-- E N D O F F I L E
--------------------------------------------------------------------------------------------------- | mit | 171746912d0fb0d524111465b6567e6b | 0.290579 | 6.535629 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip/wf_engine_control.vhd | 1 | 51,040 | --_________________________________________________________________________________________________
-- |
-- |The nanoFIP| |
-- |
-- CERN,BE/CO-HT |
--________________________________________________________________________________________________|
---------------------------------------------------------------------------------------------------
-- |
-- wf_engine_control |
-- |
---------------------------------------------------------------------------------------------------
-- File wf_engine_control.vhd |
-- |
-- Description The wf_engine_control is following the reception of an incoming ID_DAT frame and |
-- o identifies the variable to be treated |
-- o signals accordingly the wf_production or wf_consumption units. |
-- |
-- Reminder: |
-- |
-- ID_DAT frame structure: |
-- ___________ ______ _______ ______ ___________ _______ |
-- |____FSS____|_CTRL_||__Var__|_SUBS_||____FCS____|__FES__| |
-- |
-- |
-- Produced RP_DAT frame structure: |
-- ___________ ______ _______ ______ _________________ _______ _______ ___________ _______ |
-- |____FSS____|_CTRL_||__PDU__|_LGTH_|__..User-Data..__|_nstat_|__MPS__||____FCS____|__FES__| |
-- |
-- |
-- Consumed RP_DAT frame structure: |
-- ___________ ______ _______ ______ _________________________ _______ ___________ _______ |
-- |____FSS____|_CTRL_||__PDU__|_LGTH_|_____..Applic-Data.._____|__MPS__||____FCS____|__FES__| |
-- |
-- |
-- Turnaround time: Time between the end of the reception of an ID_DAT frame |
-- requesting for a variable to be produced and the starting of the delivery of a |
-- produced RP_DAT frame. |
-- |
-- Silence time : Maximum time that nanoFIP waits for a consumed RP_DAT frame |
-- after the reception of an ID_DAT frame that indicates a variable to be consumed. |
-- |
-- Authors Pablo Alvarez Sanchez ([email protected]) |
-- Evangelia Gousiou ([email protected]) |
-- Date 15/01/2011 |
-- Version v0.06 |
-- Depends on wf_reset_unit |
-- wf_fd_transmitter |
-- wf_fd_receiver |
---------------- |
-- Last changes |
-- 07/2009 v0.01 EB First version |
-- 08/2010 v0.02 EG E0 added as broadcast |
-- PDU,LGTH,CTRL bytes of RP_DAT checked bf VAR1_RDY/var_2_rdy assertion; |
-- if ID_DAT>8 bytes or RP_DAT>133 (bf reception of a FES) go to IDLE; |
-- state CONSUME_WAIT_FSS, for the correct use of the silence time(time |
-- stops counting when an RP_DAT frame has started) |
-- 12/2010 v0.03 EG state machine rewritten moore style; removed check on slone mode |
-- for #bytes>4; in slone no broadcast |
-- 01/2011 v0.04 EG signals named according to their origin; signals var_rdy (1,2,3), |
-- assert_rston_p_o,rst_nfip_and_fd_p_o, nFIP status bits and |
-- rx_byte_ready_p_o removed cleaning-up+commenting |
-- 02/2011 v0.05 EG Independent timeout counter added; time counter 18 digits instead of 15|
-- ID_DAT_FRAME_OK: corrected mistake if rx_fss_crc_fes_ok_p not |
-- activated; rx reset during production (rx_rst_o); |
-- cons_bytes_excess_o added |
-- tx_completed_p_i added (bf for the engine ctrl production was finished |
-- after the delivery of the last data byte (MPS)) |
-- 07/2011 v0.06 EG RST_RX state added |
-- 10/2011 v0.06b EG moved session_timedout in the synchronous FSM process |
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE |
-- ------------------------------------ |
-- This source file is free software; you can redistribute it and/or modify it under the terms of |
-- the GNU Lesser General Public License as published by the Free Software Foundation; either |
-- version 2.1 of the License, or (at your option) any later version. |
-- This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; |
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
-- See the GNU Lesser General Public License for more details. |
-- You should have received a copy of the GNU Lesser General Public License along with this |
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html |
---------------------------------------------------------------------------------------------------
--=================================================================================================
-- Libraries & Packages
--=================================================================================================
-- Standard library
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- std_logic definitions
use IEEE.NUMERIC_STD.all; -- conversion functions
-- Specific library
library work;
use work.WF_PACKAGE.all; -- definitions of types, constants, entities
--=================================================================================================
-- Entity declaration for wf_engine_control
--=================================================================================================
entity wf_engine_control is port(
-- INPUTS
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- nanoFIP User Interface, General signals
uclk_i : in std_logic; -- 40 MHz clock
nostat_i : in std_logic; -- if negated, nFIP status is sent
slone_i : in std_logic; -- stand-alone mode
-- nanoFIP WorldFIP Settings
p3_lgth_i : in std_logic_vector (2 downto 0); -- produced var user-data length
rate_i : in std_logic_vector (1 downto 0); -- WorldFIP bit rate
subs_i : in std_logic_vector (7 downto 0); -- subscriber number coding
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Signal from the wf_reset_unit
nfip_rst_i : in std_logic; -- nanoFIP internal reset
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Signal from the wf_fd_transmitter unit
tx_completed_p_i : in std_logic; -- pulse upon termination of a
-- produced RP_DAT transmission
tx_byte_request_p_i : in std_logic; -- used for the counting of the
-- # produced bytes
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Signals from the wf_fd_receiver unit
rx_byte_i : in std_logic_vector (7 downto 0); -- deserialized ID_DAT/ RP_DAT byte
rx_byte_ready_p_i : in std_logic; -- indication of a new byte on rx_byte_i
rx_fss_crc_fes_ok_p_i : in std_logic; -- indication of a frame (ID_DAT or RP_DAT) with
-- correct FSS, FES and CRC
rx_crc_wrong_p_i : in std_logic; -- indication of a frame with a wrong CRC
-- pulse upon FES detection
rx_fss_received_p_i : in std_logic; -- pulse upon FSS detection (ID/ RP_DAT)
-------------------------------------------------------------------------------------------------
-- OUTPUTS
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Signal to the wf_fd_transmitter unit
tx_start_p_o : out std_logic; -- launches the transmitter
tx_byte_request_accept_p_o : out std_logic; -- answer to tx_byte_request_p_i
tx_last_data_byte_p_o : out std_logic; -- indication of the last data-byte
-- (CRC & FES not included)
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Signal to the wf_production unit
prod_data_lgth_o : out std_logic_vector (7 downto 0); -- # bytes of the Conrol & Data
-- fields of a prod RP_DAT frame
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Signal to the wf_fd_receiver
rx_rst_o : out std_logic; -- reset during production or
-- reset pulse when during reception a frame is rejected
-- (example: ID_DAT > 8 bytes, RP_DAT > 133 bytes,
-- wrong ID_DAT CTRL, variable, subs bytes)
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Signal to the wf_consumption unit
cons_bytes_excess_o : out std_logic; -- indication of a consumed RP_DAT frame with more
-- than 133 bytes
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Signals to the wf_production & wf_consumption
prod_byte_index_o : out std_logic_vector (7 downto 0); -- index of the byte being
-- produced
cons_byte_index_o : out std_logic_vector (7 downto 0); -- index of the byte being
-- consumed
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Signals to the wf_production, wf_consumption, wf_reset_unit
var_o : out t_var); -- received variable; takes a value only after a
-- valid ID_DAT frame with SUBS the station's address
end entity wf_engine_control;
--=================================================================================================
-- architecture declaration
--=================================================================================================
architecture rtl of wf_engine_control is
-- FSM
type control_st_t is (IDLE,
ID_DAT_CTRL_BYTE, ID_DAT_VAR_BYTE, ID_DAT_SUBS_BYTE, ID_DAT_FRAME_OK,
CONSUME_WAIT_FSS, CONSUME, RST_RX,
PRODUCE_WAIT_TURNAR_TIME, PRODUCE);
signal control_st, nx_control_st : control_st_t;
signal s_idle_state, s_id_dat_ctrl_byte, s_id_dat_var_byte, s_id_dat_frame_ok : std_logic;
signal s_cons_wait_FSS, s_consuming, s_rst_rx_p : std_logic;
signal s_prod_wait_turnar_time, s_producing : std_logic;
-- variable identification
signal s_var_aux, s_var : t_var;
signal s_var_identified, s_broadcast_var : std_logic;
signal s_prod_or_cons : std_logic_vector (1 downto 0);
-- time counters (turnaround, silence, timeout)
signal s_time_c_top, s_turnaround_time, s_silence_time : unsigned (17 downto 0);
signal s_time_c_load, s_time_c_is_zero : std_logic;
signal s_session_timedout : std_logic;
-- received & produced byte counters
signal s_rx_bytes_c, s_prod_bytes_c : unsigned (7 downto 0);
signal s_prod_bytes_c_rst, s_prod_bytes_c_inc : std_logic;
signal s_rx_bytes_c_rst, s_rx_bytes_c_inc : std_logic;
-- transmitter controls
signal s_tx_start_prod_p, s_tx_byte_request_accept_p, s_tx_byte_request_accept_p_d1 : std_logic;
signal s_tx_byte_request_accept_p_d2, s_tx_last_data_byte_p, s_tx_last_data_byte_p_d : std_logic;
-- length of produced data
signal s_prod_data_lgth : std_logic_vector (7 downto 0);
signal s_prod_data_lgth_match : std_logic;
--=================================================================================================
-- architecture begin
--=================================================================================================
begin
---------------------------------------------------------------------------------------------------
-- engine_control FSM --
---------------------------------------------------------------------------------------------------
-- Central control FSM: the state machine is divided in three parts (a clocked process
-- to store the current state, a combinatorial process to manage state transitions and finally a
-- combinatorial process to manage the output signals), which are the three processes that follow.
-- The FSM stays in IDLE until the reception of a FSS from the wf_fd_receiver.
-- It continues by checking one by one the bytes of the frame as they arrive:
-- o if the CTRL byte corresponds to an ID_DAT,
-- o if the variable byte corresponds to a defined variable,
-- o if the subscriber byte matches the station's address, or if the variable is a broadcast
-- o and if the frame finishes with a correct CRC and FES.
-- If any of the bytes above has been different than the expected, the FSM resets the wf_fd_receiver
-- and goes back to IDLE.
-- o if the ID_DAT frame has been correct and the received variable is a produced (var_presence,
-- var_identif, var_3, var_5) the FSM stays in the "PRODUCE_WAIT_TURNAR_TIME" state until the
-- expiration of the turnaround time and then jumps to the "PRODUCE" state, waiting for the
-- wf_fd_serializer to finish the transmission; then it goes back to IDLE.
-- o if the received variable is a consumed (var_1, var_2, var_rst, var_4) the FSM stays in the
-- "CONSUME_WAIT_FSS" state until the arrival of a FSS or the expiration of the silence time.
-- After the arrival of the FSS the FSM jumps to the "CONSUME" state, where it stays until the
-- end of the reception of the consumed frame (marked by a FES).
-- Note: In the case of a var_5, it is the wf_consumption unit that signals the start-up of
-- the wf_jtag_controller which will work in parallel and independently from the
-- wf_engine_control; i.e. new frames reception can take place while the
-- wf_jtag_controller is working.
-- To add a robust layer of protection to the FSM, a counter dependent only on the system clock
-- has been implemented, that from any state can bring the FSM back to IDLE. At any bit rate the
-- reception of an ID_DAT frame followed by the reception/ transmission of an RP_DAT should not
-- last more than 41ms. Hence, we have generated a 21 bits (c_SESSION_TIMEOUT_C_LGTH)counter that
-- will reset the machine if more than 52ms (complete 21 bit counter) have passed since it has
-- left this IDLE state.
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Synchronous process Engine_Control_FSM_Sync: storage of the current state of the FSM
Engine_Control_FSM_Sync: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' or s_session_timedout = '1' then
control_st <= IDLE;
else
control_st <= nx_control_st;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process Engine_Control_FSM_Comb_State_Transitions: definition of the state
-- transitions of the FSM.
Engine_Control_FSM_Comb_State_Transitions: process (s_time_c_is_zero, s_prod_or_cons,subs_i,
rx_crc_wrong_p_i, rx_fss_crc_fes_ok_p_i,
s_broadcast_var, s_var_identified, rx_byte_i,
rx_byte_ready_p_i, control_st, s_rx_bytes_c,
rx_fss_received_p_i,tx_completed_p_i)
begin
case control_st is
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when IDLE =>
if rx_fss_received_p_i = '1' then -- new frame FSS detected
nx_control_st <= ID_DAT_CTRL_BYTE;
else
nx_control_st <= IDLE;
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when ID_DAT_CTRL_BYTE =>
if (rx_byte_ready_p_i = '1') and (rx_byte_i(5 downto 0) = c_ID_DAT_CTRL_BYTE) then
nx_control_st <= ID_DAT_VAR_BYTE; -- check of ID_DAT CTRL byte
elsif rx_byte_ready_p_i = '1' then
nx_control_st <= RST_RX; -- byte different than the expected ID_DAT CTRL
else
nx_control_st <= ID_DAT_CTRL_BYTE; -- ID_DAT CTRL byte being arriving
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when ID_DAT_VAR_BYTE =>
if (rx_byte_ready_p_i = '1') and (s_var_identified = '1') then
nx_control_st <= ID_DAT_SUBS_BYTE; -- check of the ID_DAT variable
elsif rx_byte_ready_p_i = '1' then
nx_control_st <= RST_RX; -- byte not corresponding to an expected variable
else
nx_control_st <= ID_DAT_VAR_BYTE; -- ID_DAT variable byte being arriving
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when ID_DAT_SUBS_BYTE =>
if (rx_byte_ready_p_i = '1') and ((rx_byte_i = subs_i) or (s_broadcast_var = '1')) then
nx_control_st <= ID_DAT_FRAME_OK; -- checking of the ID_DAT subscriber
-- or if it is a broadcast variable
-- note: broadcast consumed vars are only treated in
-- memory mode, but at this moment we do not do this
-- check as the var_rst which is broadcast is treated
-- also in stand-alone mode.
elsif rx_byte_ready_p_i = '1' then -- not the station's address, neither a broadcast var
nx_control_st <= RST_RX;
else
nx_control_st <= ID_DAT_SUBS_BYTE; -- ID_DAT subscriber byte being arriving
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when ID_DAT_FRAME_OK =>
if (rx_fss_crc_fes_ok_p_i = '1') and (s_prod_or_cons = "10") then
nx_control_st <= PRODUCE_WAIT_TURNAR_TIME; -- ID_DAT frame ok! station has to PRODUCE
elsif (rx_fss_crc_fes_ok_p_i = '1') and (s_prod_or_cons = "01") then
nx_control_st <= CONSUME_WAIT_FSS; -- ID_DAT frame ok! station has to CONSUME
elsif (s_rx_bytes_c > 2) then -- 3 bytes after the arrival of the subscriber
nx_control_st <= RST_RX; -- byte, a FES has not been detected
else
nx_control_st <= ID_DAT_FRAME_OK; -- CRC & FES bytes being arriving
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when PRODUCE_WAIT_TURNAR_TIME =>
if s_time_c_is_zero = '1' then -- turnaround time passed
nx_control_st <= PRODUCE;
else
nx_control_st <= PRODUCE_WAIT_TURNAR_TIME; -- waiting for turnaround time to pass
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when CONSUME_WAIT_FSS =>
if rx_fss_received_p_i = '1' then -- FSS of the consumed RP_DAT arrived
nx_control_st <= CONSUME;
elsif s_time_c_is_zero = '1' then -- if the FSS of the consumed RP_DAT frame doesn't
nx_control_st <= RST_RX; -- arrive before the expiration of the silence time,
-- the engine goes back to IDLE
else
nx_control_st <= CONSUME_WAIT_FSS; -- counting silence time
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when CONSUME =>
if (rx_fss_crc_fes_ok_p_i = '1') or -- the cons frame arrived to the end, as expected
(rx_crc_wrong_p_i = '1') then -- FES detected but wrong CRC or wrong # bits
nx_control_st <= IDLE;
elsif (s_rx_bytes_c > c_MAX_FRAME_BYTES) then -- no FES detected after the max number of bytes
nx_control_st <= RST_RX;
else
nx_control_st <= CONSUME; -- consuming bytes
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when PRODUCE =>
if tx_completed_p_i = '1' then -- end of production (including CRC and FES)
nx_control_st <= IDLE;
else
nx_control_st <= PRODUCE; -- producing bytes
end if;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when RST_RX => -- the current reception has finished
-- a reset pulse is sent to the wf_receiver
nx_control_st <= IDLE; -- which will start looking for a new FSS
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when others =>
nx_control_st <= IDLE;
end case;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process Engine_Control_FSM_Comb_Output_Signals : definition of the output
-- signals of the FSM
Engine_Control_FSM_Comb_Output_Signals: process (control_st)
begin
case control_st is
when IDLE =>
---------------------------------
s_idle_state <= '1';
---------------------------------
s_id_dat_ctrl_byte <= '0';
s_id_dat_var_byte <= '0';
s_id_dat_frame_ok <= '0';
s_prod_wait_turnar_time <= '0';
s_cons_wait_FSS <= '0';
s_consuming <= '0';
s_rst_rx_p <= '0';
s_producing <= '0';
when ID_DAT_CTRL_BYTE =>
s_idle_state <= '0';
---------------------------------
s_id_dat_ctrl_byte <= '1';
---------------------------------
s_id_dat_var_byte <= '0';
s_id_dat_frame_ok <= '0';
s_prod_wait_turnar_time <= '0';
s_cons_wait_FSS <= '0';
s_consuming <= '0';
s_rst_rx_p <= '0';
s_producing <= '0';
when ID_DAT_VAR_BYTE =>
s_idle_state <= '0';
s_id_dat_ctrl_byte <= '0';
---------------------------------
s_id_dat_var_byte <= '1';
---------------------------------
s_id_dat_frame_ok <= '0';
s_prod_wait_turnar_time <= '0';
s_cons_wait_FSS <= '0';
s_consuming <= '0';
s_rst_rx_p <= '0';
s_producing <= '0';
when ID_DAT_SUBS_BYTE =>
s_idle_state <= '0';
s_id_dat_ctrl_byte <= '0';
s_id_dat_var_byte <= '0';
s_id_dat_frame_ok <= '0';
s_prod_wait_turnar_time <= '0';
s_cons_wait_FSS <= '0';
s_consuming <= '0';
s_rst_rx_p <= '0';
s_producing <= '0';
when ID_DAT_FRAME_OK =>
s_idle_state <= '0';
s_id_dat_ctrl_byte <= '0';
s_id_dat_var_byte <= '0';
---------------------------------
s_id_dat_frame_ok <= '1';
---------------------------------
s_prod_wait_turnar_time <= '0';
s_cons_wait_FSS <= '0';
s_consuming <= '0';
s_rst_rx_p <= '0';
s_producing <= '0';
when PRODUCE_WAIT_TURNAR_TIME =>
s_idle_state <= '0';
s_id_dat_ctrl_byte <= '0';
s_id_dat_var_byte <= '0';
s_id_dat_frame_ok <= '0';
---------------------------------
s_prod_wait_turnar_time <= '1';
---------------------------------
s_cons_wait_FSS <= '0';
s_consuming <= '0';
s_rst_rx_p <= '0';
s_producing <= '0';
when CONSUME_WAIT_FSS =>
s_idle_state <= '0';
s_id_dat_ctrl_byte <= '0';
s_id_dat_var_byte <= '0';
s_id_dat_frame_ok <= '0';
s_prod_wait_turnar_time <= '0';
---------------------------------
s_cons_wait_FSS <= '1';
---------------------------------
s_consuming <= '0';
s_rst_rx_p <= '0';
s_producing <= '0';
when CONSUME =>
s_idle_state <= '0';
s_id_dat_ctrl_byte <= '0';
s_id_dat_var_byte <= '0';
s_id_dat_frame_ok <= '0';
s_prod_wait_turnar_time <= '0';
s_cons_wait_FSS <= '0';
---------------------------------
s_consuming <= '1';
---------------------------------
s_rst_rx_p <= '0';
s_producing <= '0';
when RST_RX =>
s_idle_state <= '0';
s_id_dat_ctrl_byte <= '0';
s_id_dat_var_byte <= '0';
s_id_dat_frame_ok <= '0';
s_prod_wait_turnar_time <= '0';
s_cons_wait_FSS <= '0';
s_consuming <= '0';
---------------------------------
s_rst_rx_p <= '1';
---------------------------------
s_producing <= '0';
when PRODUCE =>
s_idle_state <= '0';
s_id_dat_ctrl_byte <= '0';
s_id_dat_var_byte <= '0';
s_id_dat_frame_ok <= '0';
s_prod_wait_turnar_time <= '0';
s_cons_wait_FSS <= '0';
s_consuming <= '0';
s_rst_rx_p <= '0';
---------------------------------
s_producing <= '1';
---------------------------------
when others =>
---------------------------------
s_idle_state <= '1';
---------------------------------
s_id_dat_ctrl_byte <= '0';
s_id_dat_var_byte <= '0';
s_id_dat_frame_ok <= '0';
s_prod_wait_turnar_time <= '0';
s_cons_wait_FSS <= '0';
s_consuming <= '0';
s_rst_rx_p <= '0';
s_producing <= '0';
end case;
end process;
---------------------------------------------------------------------------------------------------
-- Counters for the number of bytes being received or produced --
---------------------------------------------------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of the wf_prod_data_lgth_calc unit that calculates the amount of bytes that have
-- to be transmitted when a variable is produced; the CTRL, MPS and nanoFIP_status bytes are
-- included; The FSS, CRC and FES bytes are not included!
Produced_Data_Length_Calculator: wf_prod_data_lgth_calc
port map(
uclk_i => uclk_i,
nfip_rst_i => nfip_rst_i,
slone_i => slone_i,
nostat_i => nostat_i,
p3_lgth_i => p3_lgth_i,
var_i => s_var,
-------------------------------------------------------
prod_data_lgth_o => s_prod_data_lgth);
-------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of a wf_incr_counter for the counting of the number of the bytes that are
-- being produced. The counter is reset at the "PRODUCE_WAIT_TURNAR_TIME" state of the FSM and
-- counts bytes following the "tx_byte_request_p_i" pulse in the "PRODUCE" state.
Prod_Bytes_Counter: wf_incr_counter
generic map(g_counter_lgth => 8)
port map(
uclk_i => uclk_i,
counter_reinit_i => s_prod_bytes_c_rst,
counter_incr_i => s_prod_bytes_c_inc,
counter_is_full_o => open,
-------------------------------------------------------
counter_o => s_prod_bytes_c);
-------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- --
s_prod_bytes_c_rst <= '0' when s_producing = '1' else '1';
s_prod_bytes_c_inc <= tx_byte_request_p_i when s_producing = '1' else '0';
-- when s_prod_data_lgth bytes have been counted,the signal s_prod_data_lgth_match is activated
s_prod_data_lgth_match <= '1' when s_prod_bytes_c = unsigned (s_prod_data_lgth) else '0';
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of a wf_incr_counter for the counting of the number of bytes that are being
-- received. The same counter is used for the bytes of an ID_DAT frame or a consumed RP_DAT
-- frame (hence the name of the counter is s_rx_bytes_c and not s_cons_bytes_c).
-- Regarding an ID_DAT frame: the FSS, CTRL, var and SUBS bytes are being followed by the
-- Engine_Control_FSM; the counter is used for the counting of the bytes from then on and until
-- the arrival of a FES. Therefore, the counter is reset at the "ID_DAT_SUBS_BYTE" state and counts
-- bytes following the "rx_byte_ready_p_i" pulse in the "ID_DAT_FRAME_OK" state.
-- Regarding a RP_DAT frame : the counter is reset at the "CONSUME_WAIT_FSS" state and counts
-- bytes following the "rx_byte_ready_p_i" pulse in the "CONSUME" state.
Rx_Bytes_Counter: wf_incr_counter
generic map(g_counter_lgth => 8)
port map(
uclk_i => uclk_i,
counter_reinit_i => s_rx_bytes_c_rst,
counter_incr_i => s_rx_bytes_c_inc,
counter_is_full_o => open,
-------------------------------------------------------
counter_o => s_rx_bytes_c);
-------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- --
s_rx_bytes_c_rst <= '0' when (s_id_dat_frame_ok = '1') or (s_consuming = '1') else '1';
s_rx_bytes_c_inc <= rx_byte_ready_p_i when (s_id_dat_frame_ok = '1') or (s_consuming = '1') else '0';
---------------------------------------------------------------------------------------------------
-- Independent Timeout Counter --
---------------------------------------------------------------------------------------------------
-- Instantiation of a wf_decr_counter relying only on the system clock as an additional
-- way to go back to IDLE state, in case any other logic is being stuck.
Session_Timeout_Counter: wf_decr_counter
generic map(g_counter_lgth => c_SESSION_TIMEOUT_C_LGTH)
port map(
uclk_i => uclk_i,
counter_rst_i => nfip_rst_i,
counter_top_i => (others => '1'),
counter_load_i => s_idle_state,
counter_decr_i => '1', -- on each uclk tick
counter_o => open,
---------------------------------------------------
counter_is_zero_o => s_session_timedout);
---------------------------------------------------
---------------------------------------------------------------------------------------------------
-- Turnaround & Silence times --
---------------------------------------------------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- retrieval of the turnaround and silence times (in equivalent number of uclk ticks) from the
-- c_TIMEOUTS_TABLE declared in the WF_PACKAGE unit.
s_turnaround_time <= to_unsigned((c_TIMEOUTS_TABLE(to_integer(unsigned(rate_i))).turnaround),
s_turnaround_time'length);
s_silence_time <= to_unsigned((c_TIMEOUTS_TABLE(to_integer(unsigned(rate_i))).silence),
s_turnaround_time'length);
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of a wf_decr_counter for the counting of turnaround and silence times.
-- The same counter is used in both cases. The signal s_time_c_top initializes the counter
-- to either the turnaround or the silence time. If after the correct arrival of an ID_DAT frame
-- the identified variable is a produced one the counter loads to the turnaround time, whereas if
-- it had been a consumed variable it loads to the silence. The counting takes place during the
-- states "PRODUCE_WAIT_TURNAR_TIME" and "CONSUME_WAIT_FSS" respectively.
Turnaround_and_Silence_Time_Counter: wf_decr_counter
generic map(g_counter_lgth => 18)
port map(
uclk_i => uclk_i,
counter_rst_i => nfip_rst_i,
counter_top_i => s_time_c_top,
counter_load_i => s_time_c_load,
counter_decr_i => '1', -- on each uclk tick
counter_o => open,
-------------------------------------------------------
counter_is_zero_o => s_time_c_is_zero);
-------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- --
s_time_c_top <= s_turnaround_time when (s_id_dat_frame_ok = '1' and s_prod_or_cons = "10") else s_silence_time;
s_time_c_load <= '0' when s_prod_wait_turnar_time= '1' or s_cons_wait_FSS = '1' else '1';
---------------------------------------------------------------------------------------------------
-- Identification of the variable received by an ID_DAT frame --
---------------------------------------------------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- The following process generates the signals:
-- o internal signal s_var_aux that locks to the value of the ID_DAT.Identifier.Variable byte
-- upon its arrival
-- o output signal var_o (or s_var, used also internally by the wf_prod_data_lgth_calc) that
-- locks to the value of the ID_DAT.Identifier.Variable byte at the end of the reception of a
-- valid ID_DAT frame, if the received SUBS byte matches the station's address.
-- For a produced var this takes place at the "PRODUCE_WAIT_TURNAR_TIME" state, and
-- for a consumed at the "CONSUME" state (not in the "consume_wait_silence_time", as at this
-- state there is no knowledge that a consumed RP_DAT frame will indeed arrive!).
-- (the process is very simple but very big as we decided not to use a for loop:s)
ID_DAT_var: process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
s_var_aux <= var_whatever;
s_var <= var_whatever;
s_prod_or_cons <= "00";
s_broadcast_var <= '0';
else
-------------------------------------------------------------------------------------------
if (s_idle_state = '1') or (s_id_dat_ctrl_byte = '1') then -- new frame initializations
s_var_aux <= var_whatever;
s_var <= var_whatever;
s_prod_or_cons <= "00";
s_broadcast_var <= '0';
-------------------------------------------------------------------------------------------
elsif (s_id_dat_var_byte = '1') and (rx_byte_ready_p_i = '1') then -- var byte arrived
case rx_byte_i is
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when c_VARS_ARRAY(c_VAR_PRESENCE_INDEX).hexvalue =>
s_var_aux <= var_presence;
s_prod_or_cons <= c_VARS_ARRAY(c_VAR_PRESENCE_INDEX).prod_or_cons;
s_broadcast_var <= c_VARS_ARRAY(c_VAR_PRESENCE_INDEX).broadcast;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when c_VARS_ARRAY(c_VAR_IDENTIF_INDEX).hexvalue =>
s_var_aux <= var_identif;
s_prod_or_cons <= c_VARS_ARRAY(c_VAR_IDENTIF_INDEX).prod_or_cons;
s_broadcast_var <= c_VARS_ARRAY(c_VAR_IDENTIF_INDEX).broadcast;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when c_VARS_ARRAY(c_VAR_1_INDEX).hexvalue =>
s_var_aux <= var_1;
s_prod_or_cons <= c_VARS_ARRAY(c_VAR_1_INDEX).prod_or_cons;
s_broadcast_var <= c_VARS_ARRAY(c_VAR_1_INDEX).broadcast;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when c_VARS_ARRAY(c_VAR_2_INDEX).hexvalue =>
s_var_aux <= var_2;
s_prod_or_cons <= c_VARS_ARRAY(c_VAR_2_INDEX).prod_or_cons;
s_broadcast_var <= c_VARS_ARRAY(c_VAR_2_INDEX).broadcast;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when c_VARS_ARRAY(c_VAR_3_INDEX).hexvalue =>
s_var_aux <= var_3;
s_prod_or_cons <= c_VARS_ARRAY(c_VAR_3_INDEX).prod_or_cons;
s_broadcast_var <= c_VARS_ARRAY(c_VAR_3_INDEX).broadcast;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when c_VARS_ARRAY(c_VAR_RST_INDEX).hexvalue =>
s_var_aux <= var_rst;
s_prod_or_cons <= c_VARS_ARRAY(c_VAR_RST_INDEX).prod_or_cons;
s_broadcast_var <= c_VARS_ARRAY(c_VAR_RST_INDEX).broadcast;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when c_VARS_ARRAY(c_VAR_4_INDEX).hexvalue =>
s_var_aux <= var_4;
s_prod_or_cons <= c_VARS_ARRAY(c_VAR_4_INDEX).prod_or_cons;
s_broadcast_var <= c_VARS_ARRAY(c_VAR_4_INDEX).broadcast;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when c_VARS_ARRAY(c_VAR_5_INDEX).hexvalue =>
s_var_aux <= var_5;
s_prod_or_cons <= c_VARS_ARRAY(c_VAR_5_INDEX).prod_or_cons;
s_broadcast_var <= c_VARS_ARRAY(c_VAR_5_INDEX).broadcast;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
when others =>
s_var_aux <= var_whatever;
s_prod_or_cons <= "00";
s_broadcast_var <= '0';
end case;
-------------------------------------------------------------------------------------------
elsif (s_prod_wait_turnar_time = '1') or (s_consuming = '1') then -- ID_DAT OK!
s_var <= s_var_aux;
end if;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Concurrent signal assignment (used by the FSM)
s_var_identified <= '1' when rx_byte_i = c_VARS_ARRAY(c_VAR_PRESENCE_INDEX).hexvalue or
rx_byte_i = c_VARS_ARRAY(c_VAR_IDENTIF_INDEX).hexvalue or
rx_byte_i = c_VARS_ARRAY(c_VAR_RST_INDEX).hexvalue or
rx_byte_i = c_VARS_ARRAY(c_VAR_1_INDEX).hexvalue or
rx_byte_i = c_VARS_ARRAY(c_VAR_2_INDEX).hexvalue or
rx_byte_i = c_VARS_ARRAY(c_VAR_3_INDEX).hexvalue or
rx_byte_i = c_VARS_ARRAY(c_VAR_4_INDEX).hexvalue or
rx_byte_i = c_VARS_ARRAY(c_VAR_5_INDEX).hexvalue else '0';
---------------------------------------------------------------------------------------------------
-- Signals Registration --
---------------------------------------------------------------------------------------------------
process (uclk_i)
begin
if rising_edge (uclk_i) then
if nfip_rst_i = '1' then
tx_last_data_byte_p_o <= '0';
s_tx_last_data_byte_p_d <= '0';
s_tx_byte_request_accept_p_d1 <= '0';
s_tx_byte_request_accept_p_d2 <= '0';
s_tx_start_prod_p <= '0';
else
s_tx_last_data_byte_p_d <= s_tx_last_data_byte_p;
tx_last_data_byte_p_o <= s_tx_last_data_byte_p_d;
s_tx_byte_request_accept_p_d1 <= s_tx_byte_request_accept_p;
s_tx_byte_request_accept_p_d2 <= s_tx_byte_request_accept_p_d1;
s_tx_start_prod_p <= (s_prod_wait_turnar_time and s_time_c_is_zero);
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- --
s_tx_byte_request_accept_p <= s_producing and (tx_byte_request_p_i or s_tx_start_prod_p);
s_tx_last_data_byte_p <= s_producing and s_prod_data_lgth_match and tx_byte_request_p_i;
---------------------------------------------------------------------------------------------------
-- Concurrent Signal Assignments --
---------------------------------------------------------------------------------------------------
-- variable received by a valid ID_DAT frame that concerns this station
var_o <= s_var;
-- number of bytes for the CTRL & Data fields of a produced RP_DAT frame
prod_data_lgth_o <= s_prod_data_lgth;
-- response to wf_tx_serializer request for a byte
tx_byte_request_accept_p_o <= s_tx_byte_request_accept_p_d2;
-- index of the byte being produced/ consumed
prod_byte_index_o <= std_logic_vector (s_prod_bytes_c);
cons_byte_index_o <= std_logic_vector (s_rx_bytes_c);
-- The wf_fd_receiver receives a 1 uclk long reset pulse if during the reception of an ID or an
-- RP_DAT the engine control FSM has to go back to IDLE.
-- This may happen if : any of the CTRL, variable, subs bytes of an ID_DAT frame are wrong or
-- an ID_DAT is lasting more than 8 bytes or
-- an RP_DAT is lasting more than 133 bytes or
-- the silence times expires
-- the engine control FSM times out
-- After this reset, the receiver will discard any frame being received and will restart looking
-- for the FSS of a new one.
-- The wf_fd_receiver also stays reset during a production session.
rx_rst_o <= '1' when (s_rst_rx_p = '1') or
(s_prod_wait_turnar_time = '1') or (s_producing = '1') else '0';
-- indication of a consumed RP_DAT frame with more than 133 bytes
cons_bytes_excess_o <= '1' when (s_consuming = '1') and (s_rx_bytes_c > c_MAX_FRAME_BYTES) else '0';
-- production starts after the expiration of the turnaround time
tx_start_p_o <= s_tx_start_prod_p;
end architecture rtl;
--=================================================================================================
-- architecture end
--=================================================================================================
---------------------------------------------------------------------------------------------------
-- E N D O F F I L E
--------------------------------------------------------------------------------------------------- | mit | d0ec95f83ffee22c24cfb67416b999de | 0.373707 | 4.170957 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fadd_fmul_fdiv.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 3;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 0;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 2;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 7a4f5154b026da226ca924c0f85e7de6 | 0.567707 | 3.729005 | false | false | false | false |
quicky2000/falling_edge_detector | falling_edge_detector.vhd | 1 | 1,733 | --
-- This file is part of falling edge_detector
-- Copyright (C) 2011 Julien Thevenon ( julien_thevenon at yahoo.fr )
--
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity falling_edge_detector is
Port ( clk : in std_logic;
rst : in std_logic;
input : in STD_LOGIC;
edge : out STD_LOGIC);
end falling_edge_detector;
architecture Behavioral of falling_edge_detector is
begin
process(clk,rst)
variable previous : std_logic := '0';
begin
if rst = '1' then
previous := '0';
edge <= '0' ;
elsif rising_edge(clk) then
if previous = '1' and input = '0' then
edge <= '1';
else
edge <= '0';
end if;
previous := input;
end if;
end process;
end Behavioral;
| gpl-3.0 | f0c4f726f80e41c2ba38b11a28b15c12 | 0.673399 | 3.911964 | false | false | false | false |
malkadi/FGPU | RTL/FGPU_simulation_pkg.vhd | 1 | 2,168 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_simulation_pkg is
type kernel_type is ( copy, max_half_atomic, bitonic, fadd, median, floydwarshall, fir_char4, add_float, parallelSelection, mat_mul, fir, xcorr, sum_atomic, fft_hard, mul_float, sobel);
-- 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CONSTANT kernel_name : kernel_type := fft_hard;
-- byte(0), half word(1), word(2)
CONSTANT COMP_TYPE : natural := 2;
-- slli(0), sll(1), srli(2), srl(3), srai(4), sra(5), andi(6), and(7), ori(8), or(9), xori(10), xor(11), nor(12), sllb(13), srlb(14), srab(15)
CONSTANT LOGIC_OP : natural := 15;
CONSTANT REDUCE_FACTOR : natural := 1;
function get_kernel_index (name: in kernel_type) return integer;
end FGPU_simulation_pkg;
package body FGPU_simulation_pkg is
function get_kernel_index (name: in kernel_type) return integer is
begin
case name is
when copy =>
return 0;
when max_half_atomic =>
return 1;
when bitonic =>
return 2;
when fadd =>
return 3;
when median =>
return 4;
when floydwarshall =>
return 5;
when fir_char4 =>
return 6;
when add_float =>
return 7;
when parallelSelection =>
return 8;
when mat_mul =>
return 9;
when fir =>
return 10;
when xcorr =>
return 11;
when sum_atomic =>
return 12;
when fft_hard =>
return 13;
when mul_float =>
return 14;
when sobel =>
return 15;
when others=>
assert(false) severity failure;
return 0;
end case;
end; -- function reverse_any_vector
end FGPU_simulation_pkg;
| gpl-3.0 | f1c4c40dcb820380b0d4d95ff948d883 | 0.491697 | 3.992634 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs_3Stations.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 3;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 0;
constant FADD_IMPLEMENT : integer := 0;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 2;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 2ca95b4b9c2a074064c361ef75e70df1 | 0.567707 | 3.729005 | false | false | false | false |
preusser/q27 | src/vhdl/queens/queens_slice_tb.vhdl | 1 | 23,501 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
-------------------------------------------------------------------------------
-- This file is part of the Queens@TUD solver suite
-- for enumerating and counting the solutions of an N-Queens Puzzle.
--
-- Copyright (C) 2008-2016
-- Thomas B. Preusser <[email protected]>
-------------------------------------------------------------------------------
-- This testbench is free software: you can redistribute it and/or modify
-- it under the terms of the GNU Affero General Public License as published
-- by the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU Affero General Public License for more details.
--
-- You should have received a copy of the GNU Affero General Public License
-- along with this design. If not, see <http://www.gnu.org/licenses/>.
-------------------------------------------------------------------------------
entity queens_slice_tb is
end queens_slice_tb;
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
architecture tb of queens_slice_tb is
constant L : natural := 2; -- pre-placed rings:
-- testbench only supports 2 currently
type tTest is record
cnt : positive;
bh : positive;
bv : positive;
bu : positive;
bd : positive;
end record tTest;
type tTests is array (natural range<>) of tTest;
function selectTests(s : positive) return tTests is
constant TESTS_8 : tTests := (
( 1 , 10,12,27,41),
( 1 , 10,12,82,25),
( 1 , 10,3,25,82),
( 1 , 10,3,41,27),
( 1 , 10,6,67,78),
( 1 , 10,6,78,67),
( 1 , 11,11,114,106),
( 1 , 11,11,116,102),
( 1 , 11,11,22,103),
( 1 , 11,11,23,102),
( 1 , 11,11,39,106),
( 1 , 11,11,49,108),
( 1 , 11,11,52,103),
( 1 , 11,11,70,108),
( 1 , 11,13,102,116),
( 1 , 11,13,102,23),
( 1 , 11,13,103,22),
( 1 , 11,13,103,52),
( 1 , 11,13,106,114),
( 1 , 11,13,106,39),
( 1 , 11,13,108,49),
( 1 , 11,13,108,70),
( 1 , 11,14,87,82),
( 1 , 11,7,82,87),
( 1 , 12,10,108,41),
( 1 , 12,10,37,25),
( 1 , 12,5,25,37),
( 1 , 12,5,41,108),
( 1 , 13,11,115,22),
( 1 , 13,11,115,52),
( 1 , 13,11,27,49),
( 1 , 13,11,27,70),
( 1 , 13,11,43,114),
( 1 , 13,11,43,39),
( 1 , 13,11,51,116),
( 1 , 13,11,51,23),
( 1 , 13,13,114,43),
( 1 , 13,13,116,51),
( 1 , 13,13,22,115),
( 1 , 13,13,23,51),
( 1 , 13,13,39,43),
( 1 , 13,13,49,27),
( 1 , 13,13,52,115),
( 1 , 13,13,70,27),
( 1 , 13,14,37,117),
( 1 , 13,7,117,37),
( 1 , 14,11,117,82),
( 1 , 14,13,82,117),
( 1 , 15,15,119,99),
( 1 , 15,15,99,119),
( 1 , 2,2,25,80),
( 1 , 2,2,76,80),
( 1 , 2,4,80,25),
( 1 , 2,4,80,76),
( 1 , 3,10,74,27),
( 1 , 3,10,76,82),
( 1 , 3,5,27,74),
( 1 , 3,5,82,76),
( 1 , 4,2,5,25),
( 1 , 4,2,5,76),
( 1 , 4,4,25,5),
( 1 , 4,4,76,5),
( 1 , 5,12,74,108),
( 1 , 5,12,76,37),
( 1 , 5,3,108,74),
( 1 , 5,3,37,76),
( 1 , 5,6,57,97),
( 1 , 5,6,97,57),
( 1 , 6,10,57,67),
( 1 , 6,10,97,78),
( 1 , 6,5,67,57),
( 1 , 6,5,78,97),
( 1 , 6,9,105,20),
( 1 , 6,9,106,88),
( 1 , 6,9,13,43),
( 1 , 6,9,20,105),
( 1 , 6,9,20,75),
( 1 , 6,9,43,13),
( 1 , 6,9,75,20),
( 1 , 6,9,88,106),
( 1 , 7,11,37,87),
( 1 , 7,13,87,37),
( 1 , 9,6,105,20),
( 1 , 9,6,106,13),
( 1 , 9,6,13,106),
( 1 , 9,6,20,105),
( 1 , 9,6,20,75),
( 1 , 9,6,43,88),
( 1 , 9,6,75,20),
( 1 , 9,6,88,43)
);
constant TESTS_9 : tTests := (
( 1 , 10,12,243,133),
( 1 , 10,12,243,257),
( 1 , 10,12,257,414),
( 1 , 10,12,322,414),
( 1 , 10,17,108,325),
( 1 , 10,17,325,108),
( 1 , 10,17,365,68),
( 1 , 10,17,68,365),
( 1 , 10,20,147,41),
( 1 , 10,20,149,281),
( 1 , 10,20,275,344),
( 1 , 10,20,296,402),
( 1 , 10,20,305,338),
( 1 , 10,20,53,401),
( 1 , 10,5,281,149),
( 1 , 10,5,338,305),
( 1 , 10,5,344,275),
( 1 , 10,5,401,53),
( 1 , 10,5,402,296),
( 1 , 10,5,41,147),
( 1 , 10,6,133,243),
( 1 , 10,6,257,243),
( 1 , 10,6,414,257),
( 1 , 10,6,414,322),
( 1 , 11,13,193,247),
( 1 , 11,13,199,181),
( 1 , 11,13,203,226),
( 1 , 11,13,449,181),
( 1 , 11,13,451,118),
( 1 , 11,14,167,211),
( 1 , 11,14,211,167),
( 1 , 11,14,211,417),
( 1 , 11,14,417,211),
( 1 , 11,19,452,109),
( 1 , 11,22,118,451),
( 1 , 11,22,181,199),
( 1 , 11,22,181,449),
( 1 , 11,22,226,203),
( 1 , 11,22,247,193),
( 1 , 11,25,109,452),
( 1 , 12,10,133,414),
( 1 , 12,10,257,414),
( 1 , 12,10,414,133),
( 1 , 12,10,414,257),
( 1 , 12,17,300,305),
( 1 , 12,17,305,300),
( 1 , 12,17,306,37),
( 1 , 12,17,37,306),
( 1 , 12,18,260,437),
( 1 , 12,18,284,389),
( 1 , 12,18,388,374),
( 1 , 12,20,237,259),
( 1 , 12,5,259,237),
( 1 , 12,9,374,388),
( 1 , 12,9,389,284),
( 1 , 12,9,437,260),
( 1 , 13,11,262,247),
( 1 , 13,11,263,181),
( 1 , 13,11,391,118),
( 1 , 13,11,422,226),
( 1 , 13,11,454,181),
( 1 , 13,19,138,174),
( 1 , 13,19,214,71),
( 1 , 13,19,313,420),
( 1 , 13,19,342,353),
( 1 , 13,21,133,379),
( 1 , 13,21,203,43),
( 1 , 13,21,205,331),
( 1 , 13,21,331,205),
( 1 , 13,21,334,355),
( 1 , 13,21,355,334),
( 1 , 13,21,379,133),
( 1 , 13,21,43,203),
( 1 , 13,25,174,138),
( 1 , 13,25,353,342),
( 1 , 13,25,420,313),
( 1 , 13,25,71,214),
( 1 , 13,26,118,391),
( 1 , 13,26,181,263),
( 1 , 13,26,181,454),
( 1 , 13,26,226,422),
( 1 , 13,26,247,262),
( 1 , 13,28,171,139),
( 1 , 13,28,323,477),
( 1 , 13,28,67,491),
( 1 , 13,7,139,171),
( 1 , 13,7,477,323),
( 1 , 13,7,491,67),
( 1 , 14,11,267,211),
( 1 , 14,11,406,167),
( 1 , 14,11,406,417),
( 1 , 14,11,458,211),
( 1 , 14,19,421,404),
( 1 , 14,19,83,331),
( 1 , 14,25,331,83),
( 1 , 14,25,404,421),
( 1 , 14,26,167,406),
( 1 , 14,26,211,267),
( 1 , 14,26,211,458),
( 1 , 14,26,417,406),
( 1 , 1,4,49,73),
( 1 , 1,4,73,49),
( 1 , 15,23,455,359),
( 1 , 15,29,359,455),
( 1 , 16,4,280,292),
( 1 , 16,4,292,280),
( 1 , 17,10,108,325),
( 1 , 17,10,325,108),
( 1 , 17,10,365,68),
( 1 , 17,10,68,365),
( 1 , 17,12,105,305),
( 1 , 17,12,153,37),
( 1 , 17,12,281,300),
( 1 , 17,12,328,306),
( 1 , 17,6,300,281),
( 1 , 17,6,305,105),
( 1 , 17,6,306,328),
( 1 , 17,6,37,153),
( 1 , 18,12,113,389),
( 1 , 18,12,65,437),
( 1 , 18,12,67,374),
( 1 , 18,20,165,25),
( 1 , 18,20,165,49),
( 1 , 18,24,101,356),
( 1 , 18,24,149,88),
( 1 , 18,3,356,101),
( 1 , 18,3,88,149),
( 1 , 18,5,25,165),
( 1 , 18,5,49,165),
( 1 , 18,6,374,67),
( 1 , 18,6,389,113),
( 1 , 18,6,437,65),
( 1 , 19,11,71,109),
( 1 , 19,13,162,174),
( 1 , 19,13,213,353),
( 1 , 19,13,214,71),
( 1 , 19,13,313,420),
( 1 , 19,14,331,404),
( 1 , 19,14,404,331),
( 1 , 19,21,181,204),
( 1 , 19,21,204,181),
( 1 , 19,22,174,162),
( 1 , 19,22,353,213),
( 1 , 19,22,420,313),
( 1 , 19,22,71,214),
( 1 , 19,26,109,71),
( 1 , 20,10,281,338),
( 1 , 20,10,338,281),
( 1 , 20,10,344,401),
( 1 , 20,10,401,344),
( 1 , 20,10,402,41),
( 1 , 20,10,41,402),
( 1 , 20,12,366,259),
( 1 , 20,18,330,25),
( 1 , 20,18,330,49),
( 1 , 20,6,259,366),
( 1 , 20,9,25,330),
( 1 , 20,9,49,330),
( 1 , 21,13,229,355),
( 1 , 21,13,322,379),
( 1 , 21,13,358,331),
( 1 , 21,13,397,334),
( 1 , 21,13,421,205),
( 1 , 21,13,422,43),
( 1 , 21,13,424,203),
( 1 , 21,13,445,133),
( 1 , 21,19,102,181),
( 1 , 21,19,346,204),
( 1 , 21,22,133,445),
( 1 , 21,22,203,424),
( 1 , 21,22,205,421),
( 1 , 21,22,331,358),
( 1 , 21,22,334,397),
( 1 , 21,22,355,229),
( 1 , 21,22,379,322),
( 1 , 21,22,43,422),
( 1 , 21,25,181,102),
( 1 , 21,25,204,346),
( 1 , 22,11,142,203),
( 1 , 22,11,220,451),
( 1 , 22,11,346,199),
( 1 , 22,11,346,449),
( 1 , 22,11,478,193),
( 1 , 22,19,234,162),
( 1 , 22,19,269,213),
( 1 , 22,19,452,214),
( 1 , 22,19,75,313),
( 1 , 22,21,229,397),
( 1 , 22,21,322,445),
( 1 , 22,21,358,421),
( 1 , 22,21,397,229),
( 1 , 22,21,421,358),
( 1 , 22,21,422,424),
( 1 , 22,21,424,422),
( 1 , 22,21,445,322),
( 1 , 22,25,162,234),
( 1 , 22,25,213,269),
( 1 , 22,25,214,452),
( 1 , 22,25,313,75),
( 1 , 22,26,193,478),
( 1 , 22,26,199,346),
( 1 , 22,26,203,142),
( 1 , 22,26,449,346),
( 1 , 22,26,451,220),
( 1 , 22,28,375,389),
( 1 , 22,28,418,426),
( 1 , 22,28,431,388),
( 1 , 22,7,388,431),
( 1 , 22,7,389,375),
( 1 , 22,7,426,418),
( 1 , 23,15,455,359),
( 1 , 23,23,103,423),
( 1 , 23,23,460,423),
( 1 , 23,29,423,103),
( 1 , 23,29,423,460),
( 1 , 23,30,359,455),
( 1 , 2,4,138,42),
( 1 , 24,18,332,356),
( 1 , 24,18,338,88),
( 1 , 2,4,42,138),
( 1 , 24,9,356,332),
( 1 , 24,9,88,338),
( 1 , 25,11,364,452),
( 1 , 25,13,234,138),
( 1 , 25,13,269,342),
( 1 , 25,13,452,214),
( 1 , 25,13,75,313),
( 1 , 25,14,421,83),
( 1 , 25,14,83,421),
( 1 , 25,21,102,346),
( 1 , 25,21,346,102),
( 1 , 25,22,138,234),
( 1 , 25,22,214,452),
( 1 , 25,22,313,75),
( 1 , 25,22,342,269),
( 1 , 25,26,452,364),
( 1 , 26,13,142,422),
( 1 , 26,13,220,391),
( 1 , 26,13,346,263),
( 1 , 26,13,346,454),
( 1 , 26,13,478,262),
( 1 , 26,14,267,406),
( 1 , 26,14,406,267),
( 1 , 26,14,406,458),
( 1 , 26,14,458,406),
( 1 , 26,19,364,71),
( 1 , 26,22,262,478),
( 1 , 26,22,263,346),
( 1 , 26,22,391,220),
( 1 , 26,22,422,142),
( 1 , 26,22,454,346),
( 1 , 26,25,71,364),
( 1 , 27,27,103,103),
( 1 , 27,27,103,460),
( 1 , 27,27,108,455),
( 1 , 27,27,198,365),
( 1 , 27,27,365,198),
( 1 , 27,27,455,108),
( 1 , 27,27,460,103),
( 1 , 27,27,460,460),
( 1 , 28,13,388,491),
( 1 , 28,13,389,477),
( 1 , 28,13,426,139),
( 1 , 28,22,139,426),
( 1 , 28,22,477,389),
( 1 , 28,22,491,388),
( 1 , 29,15,461,455),
( 1 , 29,23,459,103),
( 1 , 29,23,459,460),
( 1 , 29,29,103,459),
( 1 , 29,29,460,459),
( 1 , 29,30,455,461),
( 1 , 30,23,461,455),
( 1 , 30,29,455,461),
( 1 , 3,18,52,149),
( 1 , 3,18,77,101),
( 1 , 3,9,101,77),
( 1 , 3,9,149,52),
( 1 , 4,1,280,73),
( 1 , 4,1,292,49),
( 1 , 4,16,49,292),
( 1 , 4,16,73,280),
( 1 , 4,2,162,42),
( 1 , 4,2,168,138),
( 1 , 4,8,138,168),
( 1 , 4,8,42,162),
( 1 , 5,10,147,296),
( 1 , 5,10,149,305),
( 1 , 5,10,275,53),
( 1 , 5,10,296,147),
( 1 , 5,10,305,149),
( 1 , 5,10,53,275),
( 1 , 5,12,385,237),
( 1 , 5,18,280,165),
( 1 , 5,18,304,165),
( 1 , 5,6,237,385),
( 1 , 5,9,165,280),
( 1 , 5,9,165,304),
( 1 , 6,10,243,257),
( 1 , 6,10,243,322),
( 1 , 6,10,257,243),
( 1 , 6,10,322,243),
( 1 , 6,17,105,281),
( 1 , 6,17,153,328),
( 1 , 6,17,281,105),
( 1 , 6,17,328,153),
( 1 , 6,18,221,67),
( 1 , 6,18,323,113),
( 1 , 6,18,347,65),
( 1 , 6,20,385,366),
( 1 , 6,5,366,385),
( 1 , 6,9,113,323),
( 1 , 6,9,65,347),
( 1 , 6,9,67,221),
( 1 , 7,13,375,323),
( 1 , 7,13,418,171),
( 1 , 7,13,431,67),
( 1 , 7,22,171,418),
( 1 , 7,22,323,375),
( 1 , 7,22,67,431),
( 1 , 8,4,162,168),
( 1 , 8,4,168,162),
( 1 , 9,12,221,388),
( 1 , 9,12,323,284),
( 1 , 9,12,347,260),
( 1 , 9,20,280,330),
( 1 , 9,20,304,330),
( 1 , 9,24,52,338),
( 1 , 9,24,77,332),
( 1 , 9,3,332,77),
( 1 , 9,3,338,52),
( 1 , 9,5,330,280),
( 1 , 9,5,330,304),
( 1 , 9,6,260,347),
( 1 , 9,6,284,323),
( 1 , 9,6,388,221)
);
constant TESTS_11 : tTests := (
( 1 , 18,5,4424,167 ),
( 1 , 18,5,4676,5280 ),
( 1 , 18,5,6736,1160 ),
( 2 , 18,65,4256,676 ),
( 2 , 18,65,676,4256 ),
( 1 , 18,66,4232,708 ),
( 1 , 18,66,568,2193 ),
( 1 , 18,66,660,4177 ),
( 1 , 18,66,676,4672 ),
( 2 , 20,34,2570,680 ),
( 1 , 20,34,4369,5285 ),
( 1 , 20,34,4529,5125 ),
( 1 , 20,34,4618,708 ),
( 1 , 20,34,5125,4529 ),
( 1 , 20,34,5285,4369 ),
( 2 , 20,34,680,2570 ),
( 1 , 20,3,4688,167 ),
( 1 , 20,3,4688,646 ),
( 1 , 20,34,708,4618 ),
( 1 , 97,26,6409,2404 ),
( 1 , 97,28,4882,7330 ),
( 2 , 26,81,2374,4379 ),
( 1 , 26,81,2438,4395 ),
( 1 , 26,81,2441,2439 ),
( 1 , 26,81,3336,6371 ),
( 1 , 41,84,2318,203 ),
( 2 , 41,84,2326,4427 ),
( 1 , 44,81,6371,534 ),
( 1 , 44,81,6801,3122 ),
( 2 , 44,81,6929,3154 ),
( 1 , 44,81,7218,4658 ),
( 1 , 44,81,741,1038 ),
( 1 , 65,24,2145,2340 ),
( 2 , 65,36,4256,1192 ),
( 2 , 65,36,676,161 ),
( 1 , 65,40,2097,2224 ),
( 1 , 65,40,418,4482 ),
( 1 , 66,10,1232,1569 )
);
constant TESTS_12 : tTests := (
( 2 , 75,165,787,4891 ),
( 2 , 76,196,10914,21521 ),
( 2 , 76,35,21521,10914 ),
( 2 , 77,170,10531,5661 ),
( 2 , 77,85,5661,10531 ),
( 2 , 80,12,12648,20489 ),
( 3 , 80,12,24804,18438 ),
( 2 , 80,20,26784,22660 ),
( 2 , 80,40,22660,26784 ),
( 3 , 80,48,18438,24804 ),
( 2 , 80,48,20489,12648 ),
( 2 , 82,104,13857,18701 ),
( 2 , 82,168,7316,16458 ),
( 2 , 82,21,16458,7316 ),
( 2 , 82,22,18701,13857 ),
( 2 , 82,42,22532,18074 ),
( 2 , 82,74,13872,18693 ),
( 2 , 82,74,13872,20553 ),
( 2 , 82,82,18693,13872 ),
( 2 , 82,82,20553,13872 ),
( 2 , 82,84,18074,22532 ),
( 2 , 84,11,20805,2586 ),
( 2 , 84,137,22820,10337 ),
( 2 , 84,145,10337,22820 ),
( 2 , 84,162,9377,27684 ),
( 2 , 84,208,2586,20805 ),
( 2 , 84,69,27684,9377 ),
( 2 , 84,74,22532,11441 ),
( 2 , 84,82,11441,22532 ),
( 2 , 85,108,22042,11292 ),
( 2 , 85,178,10531,23604 ),
( 2 , 85,54,11292,22042 ),
( 2 , 85,77,23604,10531 ),
( 2 , 88,100,5149,10409 ),
( 2 , 88,38,10409,5149 ),
( 2 , 90,195,20805,9778 ),
( 2 , 90,195,9778,20805 ),
( 2 , 98,104,21777,11304 ),
( 2 , 98,148,4441,25106 ),
( 2 , 98,22,11304,21777 ),
( 2 , 98,41,25106,4441 ),
( 2 , 98,44,21785,18474 ),
( 2 , 98,52,18474,21785 ),
( 1 , 99,116,19754,21529 ),
( 1 , 99,120,15379,18740 ),
( 1 , 99,120,6419,27700 ),
( 1 , 99,150,26154,17701 ),
( 1 , 99,150,27696,6449 ),
( 1 , 99,150,28977,9769 ),
( 1 , 99,156,18701,23122 ),
( 1 , 99,165,17225,18713 ),
( 1 , 99,165,18713,17225 ),
( 1 , 99,170,25393,13353 ),
( 1 , 99,172,17677,27218 ),
( 1 , 99,172,22809,19017 ),
( 1 , 99,172,23576,27233 ),
( 1 , 99,180,13105,25626 ),
( 1 , 99,180,17677,27192 ),
( 1 , 99,180,19740,25129 ),
( 1 , 99,198,17177,17993 ),
( 1 , 99,198,17177,18737 ),
( 1 , 99,204,17176,27700 ),
( 1 , 99,204,4889,11313 ),
( 1 , 99,212,11801,4401 ),
( 1 , 99,212,11824,21554 ),
( 1 , 99,212,19760,21546 ),
( 1 , 99,212,3608,20787 ),
( 1 , 99,216,22050,19021 ),
( 1 , 99,27,19021,22050 ),
( 1 , 99,30,18740,15379 ),
( 1 , 99,30,27700,6419 ),
( 1 , 99,43,20787,3608 ),
( 1 , 99,43,21546,19760 ),
( 1 , 99,43,21554,11824 ),
( 1 , 99,43,4401,11801 ),
( 1 , 99,45,25129,19740 ),
( 1 , 99,45,25626,13105 )
);
begin
case s is
when 8 => return TESTS_8;
when 9 => return TESTS_9;
when 11 => return TESTS_11;
when 12 => return TESTS_12;
when others => null;
end case;
report "Unsupported problem size "&integer'image(s)&'.'
severity failure;
end;
component queens_slice
generic (
N : positive; -- size of field
L : positive -- number of preplaced columns
);
port (
clk : IN std_logic;
rst : IN std_logic;
start : IN std_logic;
BH_l : IN std_logic_vector(0 to N-2*L-1);
BU_l : IN std_logic_vector(0 to 2*N-4*L-2);
BD_l : IN std_logic_vector(0 to 2*N-4*L-2);
BV_l : IN std_logic_vector(0 to N-2*L-1);
sol : OUT std_logic;
done : OUT std_logic
);
end component;
-- Clock period definitions
constant clk_period : time := 10 ns;
begin
genSizes: for s in 8 to 12 generate
genFilter: if s /= 10 generate
constant TESTS : tTests := selectTests(s);
--Inputs
signal clk : std_logic;
signal rst : std_logic;
signal start : std_logic;
signal bh : std_logic_vector(0 to s-2*L-1);
signal bv : std_logic_vector(0 to s-2*L-1);
signal bu : std_logic_vector(0 to 2*s-4*L-2);
signal bd : std_logic_vector(0 to 2*s-4*L-2);
--Outputs
signal sol : std_logic;
signal done : std_logic;
-- Test Control
signal nxt : boolean;
begin
dut: queens_slice
generic map (
N => s,
L => L
)
port map (
clk => clk,
rst => rst,
start => start,
BH_l => bh,
BV_l => bv,
BU_l => bu,
BD_l => bd,
sol => sol,
done => done
);
-- Stimuli
process
procedure cycle is
begin
clk <= '0';
wait for clk_period/2;
clk <= '1';
wait for clk_period/2;
end;
begin
rst <= '1';
cycle;
rst <= '0';
start <= '0';
cycle;
for i in TESTS'range loop
bh <= std_logic_vector(to_unsigned(TESTS(i).bh, bh'length));
bv <= std_logic_vector(to_unsigned(TESTS(i).bv, bv'length));
bu <= std_logic_vector(to_unsigned(TESTS(i).bu, bu'length));
bd <= std_logic_vector(to_unsigned(TESTS(i).bd, bd'length));
start <= '1';
cycle;
bh <= (others => '-');
bv <= (others => '-');
bu <= (others => '-');
bd <= (others => '-');
start <= '0';
loop
cycle;
exit when nxt;
end loop;
end loop;
wait; -- forever
end process;
-- Checker
process
variable err : natural;
variable cnt : natural;
begin
err := 0;
for i in TESTS'range loop
nxt <= true;
wait until rising_edge(clk) and start = '1';
nxt <= false;
cnt := 0;
loop
wait until rising_edge(clk);
if sol = '1' then
cnt := cnt + 1;
end if;
exit when done = '1';
end loop;
if cnt /= TESTS(i).cnt then
report "Result mismatch in test case #"&integer'image(i)&": "&
integer'image(TESTS(i).cnt)&" -> "&integer'image(cnt)
severity error;
err := err + 1;
end if;
end loop;
if err = 0 then
report "Test [N="&integer'image(s)&", L="&integer'image(L)&"] completed successfully." severity note;
else
report "Test [N="&integer'image(s)&", L="&integer'image(L)&"] completed with "&integer'image(err)&" ERRORS." severity note;
end if;
end process;
end generate;
end generate;
end tb;
| agpl-3.0 | b87f193b6e3c5876baad3786c88c6814 | 0.380069 | 2.674824 | false | false | false | false |
malkadi/FGPU | RTL/float_units.vhd | 1 | 10,052 | -- libraries -------------------------------------------------------------------------------------------{{{
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library work;
use work.all;
use work.FGPU_definitions.all;
library xil_defaultlib; -- necessray for synthesis
use xil_defaultlib.all;
---------------------------------------------------------------------------------------------------------}}}
entity float_units is -- {{{
port(
float_a, float_b : in SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0')); -- level 9.
fsub : in std_logic := '0';
res_float : out SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0')); -- level 10+MAX_FPU_DELAY.
code : in std_logic_vector(CODE_W-1 downto 0); -- level 16.
clk : in std_logic
);
end entity; -- }}}
architecture Behavioral of float_units is
-- signals definitions {{{
signal ce : std_logic := '0';
signal fadd_res : SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
signal fslt_res : SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
signal fmul_res : SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
signal fdiv_res : SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
signal fsqrt_res : SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
signal frsqrt_res : SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
signal uitofp_res : SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
type res_vec_type is array (natural range<>) of SLV32_ARRAY(CV_SIZE-1 downto 0);
signal fmul_res_vec : res_vec_type(max(MAX_FPU_DELAY-FMUL_DELAY,0) downto 0) := (others=>(others=>(others=>'0')));
signal uitofp_res_vec : res_vec_type(max(MAX_FPU_DELAY-UITOFP_DELAY, 0) downto 0) := (others=>(others=>(others=>'0')));
signal fadd_res_vec : res_vec_type(max(MAX_FPU_DELAY-FADD_DELAY, 0) downto 0) := (others=>(others=>(others=>'0')));
signal fslt_res_vec : alu_en_vec_type(MAX_FPU_DELAY-FSLT_DELAY downto 0) := (others=>(others=>'0'));
signal code_vec : code_vec_type(MAX_FPU_DELAY-8 downto 0) := (others=>(others=>'0'));
attribute max_fanout of code_vec : signal is 32;
signal fmul_valid : std_logic_vector(CV_SIZE-1 downto 0 ) := (others=>'0');
signal fdiv_valid : std_logic_vector(CV_SIZE-1 downto 0 ) := (others=>'0');
signal fsqrt_valid : std_logic_vector(CV_SIZE-1 downto 0 ) := (others=>'0');
-- Operation slave channel signals
signal operation_tdata : std_logic_vector(7 downto 0) := (others=>'0');
--}}}
begin
ce <= '1';
uitofp_res_vec(uitofp_res_vec'high) <= uitofp_res; -- level 14.
fmul_res_vec(fmul_res_vec'high) <= fmul_res; -- level 17.
fadd_res_vec(fadd_res_vec'high) <= fadd_res; -- level 20.
fstl_vec: for i in 0 to CV_SIZE-1 generate
fslt_res_vec(fslt_res_vec'high)(i) <= fslt_res(i)(0); -- level 11.
end generate;
process(clk)
begin
if rising_edge(clk) then
-- pipes {{{
if MAX_FPU_DELAY /= FSLT_DELAY then
fslt_res_vec(fslt_res_vec'high-1 downto 0) <= fslt_res_vec(fslt_res_vec'high downto 1); -- @ 11.->11+MAX_FPU_DELAY-UITOFP_DELAY-1.
end if;
if MAX_FPU_DELAY /= UITOFP_DELAY then
uitofp_res_vec(uitofp_res_vec'high-1 downto 0) <= uitofp_res_vec(uitofp_res_vec'high downto 1); -- @ 15.->15+MAX_FPU_DELAY-UITOFP_DELAY-1.
end if;
if MAX_FPU_DELAY /= FMUL_DELAY then
fmul_res_vec(fmul_res_vec'high-1 downto 0) <= fmul_res_vec(fmul_res_vec'high downto 1); -- @ 18.->18+MAX_FPU_DELAY-FMUL_DELAY-1.
end if;
if MAX_FPU_DELAY /= FADD_DELAY then
fadd_res_vec(max(fadd_res_vec'high-1, 0) downto 0) <= fadd_res_vec(fadd_res_vec'high downto min_int(MAX_FPU_DELAY-FADD_DELAY,1)); -- @ 21.->21+MAX_FPU_DELAY-FADD_DELAY-1.
-- min and max to avoid warning during simulations
end if;
code_vec(code_vec'high) <= code; -- @ 17.
code_vec(code_vec'high -1 downto 0) <= code_vec(code_vec'high downto 1); -- @ 18.->18+MAX_FPU_DELAY-8-1.
-- }}}
case code_vec(0) is -- 9+MAX_FPU_DELAY. (37)
when X"3" => -- uitofp
res_float <= uitofp_res_vec(0); -- @ 10+MAX_FPU_DELAY.
when X"1" => -- fmul
res_float <= fmul_res_vec(0); -- @ 10+MAX_FPU_DELAY.
when X"2" => -- fdiv
res_float <= fdiv_res; -- @ 10+MAX_FPU_DELAY.
when X"4" => -- fsqrt
res_float <= fsqrt_res; -- @ 10+MAX_FPU_DELAY.
when X"5" => -- frsqrt
res_float <= frsqrt_res; -- @ 10+MAX_FPU_DELAY.
when X"7" => -- fslt
res_float <= (others=>(others=>'0'));
for i in 0 to CV_SIZE-1 loop
res_float(i)(0) <= fslt_res_vec(0)(i); -- @ 10+MAX_FPU_DELAY.
end loop;
when others => -- fadd X"0" or fsub X"8"
if MAX_FPU_DELAY /= FADD_DELAY then
res_float <= fadd_res_vec(0); -- @ 10+MAX_FPU_DELAY.
else
res_float <= fadd_res;
end if;
end case;
end if;
end process;
fadd_units: for i in 0 to CV_SIZE-1 generate
begin
uitofp_if: if UITOFP_IMPLEMENT /= 0 generate -- {{{
ui_to_float : entity uitofp
port map (
-- Global signals
aclk => clk,
-- AXI4-Stream slave channel for operand A
s_axis_a_tvalid => ce,
s_axis_a_tdata => float_a(i), -- level 9.
-- AXI4-Stream master channel for output result
m_axis_result_tvalid => open,
m_axis_result_tdata => uitofp_res(i) -- level 9+5=14.
);
end generate; -- }}}
fsqrt_if: if FSQRT_IMPLEMENT /= 0 generate -- {{{
float_sqrt : entity fsqrt
port map (
-- Global signals
aclk => clk,
-- AXI4-Stream slave channel for operand A
s_axis_a_tvalid => ce,
s_axis_a_tdata => float_a(i), -- level 9.
-- AXI4-Stream master channel for output result
m_axis_result_tvalid => fsqrt_valid(i),
m_axis_result_tdata => fsqrt_res(i) -- level 9+28=37.
);
end generate; -- }}}
frsqrt_if: if FRSQRT_IMPLEMENT /= 0 generate -- {{{
float_rsqrt : entity frsqrt
port map (
-- Global signals
aclk => clk,
-- AXI4-Stream slave channel for operand A
s_axis_a_tvalid => ce,
s_axis_a_tdata => float_a(i), -- level 9.
-- AXI4-Stream master channel for output result
m_axis_result_tvalid => open,
m_axis_result_tdata => frsqrt_res(i) -- level 9+28=37.
);
end generate; -- }}}
fdiv_if: if FDIV_IMPLEMENT /= 0 generate -- {{{
float_div : entity fdiv
port map (
-- Global signals
aclk => clk,
-- AXI4-Stream slave channel for operand A
s_axis_a_tvalid => ce,
s_axis_a_tdata => float_a(i), -- level 9.
-- AXI4-Stream slave channel for operand B
s_axis_b_tvalid => ce,
s_axis_b_tdata => float_b(i), -- level 9.
-- AXI4-Stream master channel for output result
m_axis_result_tvalid => fdiv_valid(i),
m_axis_result_tdata => fdiv_res(i) -- level 9+28=37.
);
end generate; -- }}}
fmul_if: if FMUL_IMPLEMENT /= 0 generate -- {{{
float_mul : entity fmul
port map (
-- Global signals
aclk => clk,
-- AXI4-Stream slave channel for operand A
s_axis_a_tvalid => ce,
s_axis_a_tdata => float_a(i), -- level 9.
-- AXI4-Stream slave channel for operand B
s_axis_b_tvalid => ce,
s_axis_b_tdata => float_b(i), -- level 9.
-- AXI4-Stream master channel for output result
m_axis_result_tvalid => fmul_valid(i),
m_axis_result_tdata => fmul_res(i) -- level 9+8=17.
);
end generate; -- }}}
fadd_if: if FADD_IMPLEMENT /= 0 generate -- {{{
operation_tdata(0) <= fsub;
float_add_sub : entity fadd_fsub
port map (
-- Global signals
aclk => clk,
-- AXI4-Stream slave channel for operand A
s_axis_a_tvalid => ce,
s_axis_a_tdata => float_a(i), -- level 9.
-- AXI4-Stream slave channel for operand B
s_axis_b_tvalid => ce,
s_axis_b_tdata => float_b(i), -- level 9.
-- AXI4-Stream slave channel for operation control information
s_axis_operation_tvalid => ce,
s_axis_operation_tdata => operation_tdata, -- level 9
-- AXI4-Stream master channel for output result
m_axis_result_tvalid => open,
m_axis_result_tdata => fadd_res(i) -- level 9+11=20.
);
end generate; -- }}}
fslt_if: if FSLT_IMPLEMENT /= 0 generate -- {{{
float_slt : entity fslt
port map (
-- Global signals
aclk => clk,
-- AXI4-Stream slave channel for operand A
s_axis_a_tvalid => ce,
s_axis_a_tdata => float_a(i), -- level 9.
-- AXI4-Stream slave channel for operand B
s_axis_b_tvalid => ce,
s_axis_b_tdata => float_b(i), -- level 9.
-- AXI4-Stream master channel for output result
m_axis_result_tvalid => open,
m_axis_result_tdata => fslt_res(i)(7 downto 0) -- level 9+2=11.
);
end generate; -- }}}
end generate;
---------------------------------------------------------------------------------------------------------}}}
end Behavioral;
| gpl-3.0 | 897cb4864d6f300100decf3678f7d014 | 0.511142 | 3.54693 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nf_top.vhd | 1 | 15,669 | -------------------------------------------------------------------------------
--! @file nf_top.vhd
--! @author Johannes Walter <[email protected]>
--! @copyright CERN TE-EPC-CCE
--! @date 2014-02-24
--! @brief FGClite NanoFIP FPGA (NF) top-level.
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.nf_top_pkg.all;
--! @brief Entity declaration of nf_top
--! @details
--! The top-level component for the NanoFIP FPGA implementation.
entity nf_top is
port (
--! @name Clock and resets
--! @{
--! System clock
clk_i : in std_ulogic;
--! @}
--! @name NanoFIP core
--! @{
--! The FGClite station ID
subs_i : in std_ulogic_vector(4 downto 0);
--! Fieldrive reception activity detection
fd_rxcdn_i : in std_ulogic;
--! Fieldrive receiver data
fd_rxd_i : in std_ulogic;
--! Fieldrive transmitter error
fd_txer_i : in std_ulogic;
--! Fieldrive watchdog on transmitter
fd_wdgn_i : in std_ulogic;
--! Push-button reset
rstin_i : in std_ulogic;
--! Power-on reset
rstpon_i : inout std_logic;
--! JTAG TDO
jc_tdo_i : in std_ulogic;
--! Fieldrive reset
fd_rstn_o : out std_ulogic;
--! Fieldrive transmitter clock
fd_txck_o : out std_ulogic;
--! Fieldrive transmitter data
fd_txd_o : out std_ulogic;
--! Fieldrive transmitter enable
fd_txena_o : out std_ulogic;
--! Reset output (FGClite power cycle to PF)
rston_o : out std_ulogic;
--! NanoFIP status byte - bit 5
r_fcser_o : out std_ulogic;
--! NanoFIP status byte - bit 4
r_tler_o : out std_ulogic;
--! NanoFIP status byte - bit 2
u_cacer_o : out std_ulogic;
--! NanoFIP status byte - bit 3
u_pacer_o : out std_ulogic;
--! JTAG TMS
jc_tms_o : out std_ulogic;
--! JTAG TDI
jc_tdi_o : out std_ulogic;
--! JTAG TCK
jc_tck_o : out std_ulogic;
--! @}
--! @name NanoFIP extensions
--! @{
--! JTAG TRST
jc_trst_o : out std_ulogic;
--! CF and XF reset
cfxf_rst_n_o : out std_ulogic;
--! CMD 0 was received
cmd_0_o : out std_ulogic;
--! VAR3 (TX buffer) can be accessed
tx_rdy_o : out std_ulogic;
--! PF inhibit
pf_inh_n_o : out std_ulogic;
--! @}
--! @name 3-wire serial receiver from CF
--! @{
--! Frame
cf_rx_frame_i : in std_ulogic;
--! Bit enable
cf_rx_bit_en_i : in std_ulogic;
--! Data
cf_rx_i : in std_ulogic;
--! @}
--! @name 3-wire serial transmitter to CF
--! @{
--! Frame
cf_tx_frame_o : out std_ulogic;
--! Bit enable
cf_tx_bit_en_o : out std_ulogic;
--! Data
cf_tx_o : out std_ulogic;
--! @}
--! @name Debugging
--! @{
--! Serial receiver
debug_rx_i : in std_ulogic;
--! Serial transmitter
debug_tx_o : out std_ulogic;
--! Debugging probe
debug_probe_o : out std_ulogic);
--! @}
end entity nf_top;
--! RTL implementation of nf_top
architecture rtl of nf_top is
---------------------------------------------------------------------------
--! @name Internal Wires
---------------------------------------------------------------------------
--! @{
-- Safe reset generation
signal rstpon : std_ulogic;
signal nanofip_rst : std_ulogic;
signal rst : std_ulogic;
-- Input synchronization and glitch filter
signal station_id_syn : std_ulogic_vector(4 downto 0);
signal cf_rx_frame_syn : std_ulogic;
signal cf_rx_bit_en_syn : std_ulogic;
signal cf_rx_syn : std_ulogic;
signal debug_rx_syn : std_ulogic;
-- NanoFIP core
signal var1_rdy : std_ulogic;
signal var1_acc : std_ulogic;
signal var2_rdy : std_ulogic;
signal var2_acc : std_ulogic;
signal var3_rdy : std_ulogic;
signal var3_acc : std_ulogic;
signal nf_wb_rst : std_ulogic;
signal nf_wb_addr : std_ulogic_vector(9 downto 0);
signal nf_wb_data_rx : std_ulogic_vector(7 downto 0);
signal nf_wb_data_tx : std_ulogic_vector(7 downto 0);
signal nf_wb_we : std_ulogic;
signal nf_wb_stb : std_ulogic;
signal nf_wb_cyc : std_ulogic;
signal nf_wb_ack : std_ulogic;
-- NanoFIP Wishbone interface
signal wb_if_rx_var1_rdy : std_ulogic;
signal wb_if_rx_var2_rdy : std_ulogic;
signal wb_if_rx_var_sel : std_ulogic;
signal wb_if_rx_addr : std_ulogic_vector(6 downto 0);
signal wb_if_rx_en : std_ulogic;
signal wb_if_rx_data : std_ulogic_vector(7 downto 0);
signal wb_if_rx_data_en : std_ulogic;
signal wb_if_tx_addr : std_ulogic_vector(6 downto 0);
signal wb_if_tx_en : std_ulogic;
signal wb_if_tx_data : std_ulogic_vector(7 downto 0);
signal wb_if_err_rw_coll : std_ulogic;
signal wb_if_err_bsy : std_ulogic;
signal wb_if_err_not_rdy : std_ulogic;
signal wb_if_err_timeout : std_ulogic;
-- NanoFIP extensions
signal jtag_trst : std_ulogic;
signal cmd_0 : std_ulogic;
-- VAR1 receiver
signal var1_rx_addr : std_ulogic_vector(6 downto 0);
signal var1_rx_en : std_ulogic;
signal var1_rx_data : std_ulogic_vector(7 downto 0);
signal var1_rx_data_en : std_ulogic;
-- VAR2 receiver
signal var2_rx_addr : std_ulogic_vector(6 downto 0);
signal var2_rx_en : std_ulogic;
signal var2_rx_data : std_ulogic_vector(7 downto 0);
signal var2_rx_data_en : std_ulogic;
-- 3-wire serial receiver from CF
signal cf_rx_data : std_ulogic_vector(14 downto 0);
signal cf_rx_data_en : std_ulogic;
-- 3-wire serial transmitter to CF
signal cf_tx_data : std_ulogic_vector(39 downto 0);
signal cf_tx_data_en : std_ulogic;
signal cf_tx_busy : std_ulogic;
-- Debugging
signal debug_tx_data : std_ulogic_vector(7 downto 0);
signal debug_tx_data_en : std_ulogic;
signal debug_tx_done : std_ulogic;
--! @}
begin -- architecture rtl
---------------------------------------------------------------------------
-- Outputs
---------------------------------------------------------------------------
tx_rdy_o <= var3_rdy;
cmd_0_o <= cmd_0;
cfxf_rst_n_o <= not rst;
pf_inh_n_o <= jtag_trst;
jc_trst_o <= jtag_trst;
debug_probe_o <= cmd_0;
---------------------------------------------------------------------------
-- Signal Assignments
---------------------------------------------------------------------------
wb_if_tx_addr <= cf_rx_data(14 downto 8);
wb_if_tx_data <= cf_rx_data(7 downto 0);
wb_if_tx_en <= cf_rx_data_en;
wb_if_rx_addr <= var1_rx_addr when wb_if_rx_var_sel = '0' else var2_rx_addr;
wb_if_rx_en <= var1_rx_en when wb_if_rx_var_sel = '0' else var2_rx_en;
var1_rx_data <= wb_if_rx_data;
var1_rx_data_en <= wb_if_rx_data_en when wb_if_rx_var_sel = '0' else '0';
var2_rx_data <= wb_if_rx_data;
var2_rx_data_en <= wb_if_rx_data_en when wb_if_rx_var_sel = '1' else '0';
---------------------------------------------------------------------------
-- Instances
---------------------------------------------------------------------------
--! Power-on reset generation for Microsemi devices
po_reset_inst : entity work.microsemi_reset_generator
generic map (
num_delay_g => 4,
active_g => '0')
port map (
clk_i => clk_i,
rst_asy_io => rstpon_i,
rst_o => rstpon);
--! Safe reset generation for logic except NanoFIP core
nf_reset_inst : entity work.reset_generator
generic map (
num_delay_g => 16,
active_g => '1')
port map (
clk_i => clk_i,
rst_asy_i => nanofip_rst,
rst_o => rst);
--! Input synchronization and glitch filter for serial receiver
ext_inputs_inst_0 : entity work.external_inputs
generic map (
init_value_g => '0',
num_inputs_g => 4)
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
sig_i(0) => cf_rx_frame_i,
sig_i(1) => cf_rx_bit_en_i,
sig_i(2) => cf_rx_i,
sig_i(3) => debug_rx_i,
sig_o(0) => cf_rx_frame_syn,
sig_o(1) => cf_rx_bit_en_syn,
sig_o(2) => cf_rx_syn,
sig_o(3) => debug_rx_syn);
--! Input synchronization and glitch filter for station ID
ext_inputs_inst_1 : entity work.external_inputs
generic map (
init_value_g => '0',
num_inputs_g => subs_i'length)
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
sig_i => subs_i,
sig_o => station_id_syn);
--! NanoFIP core
nanofip_inst: entity work.nanofip
port map (
nanofip_rst_o => nanofip_rst,
c_id_i => "0001",
m_id_i => "0001",
p3_lgth_i => "101",
rate_i => "10",
subs_i(4 downto 0) => std_logic_vector(subs_i),
subs_i(7 downto 5) => "000",
fd_rxcdn_i => fd_rxcdn_i,
fd_rxd_i => fd_rxd_i,
fd_txer_i => fd_txer_i,
fd_wdgn_i => fd_wdgn_i,
nostat_i => '0',
rstin_i => rstin_i,
rstpon_i => rstpon,
slone_i => '0',
uclk_i => clk_i,
var1_acc_i => var1_acc,
var2_acc_i => var2_acc,
var3_acc_i => var3_acc,
wclk_i => clk_i,
adr_i => std_logic_vector(nf_wb_addr),
cyc_i => nf_wb_cyc,
dat_i(7 downto 0) => std_logic_vector(nf_wb_data_tx),
dat_i(15 downto 8) => x"00",
rst_i => nf_wb_rst,
stb_i => nf_wb_stb,
we_i => nf_wb_we,
jc_tdo_i => jc_tdo_i,
--s_id_o => open, -- UNUSED: Information is not used anywhere
fd_rstn_o => fd_rstn_o,
fd_txck_o => fd_txck_o,
fd_txd_o => fd_txd_o,
fd_txena_o => fd_txena_o,
rston_o => rston_o,
r_fcser_o => r_fcser_o,
r_tler_o => r_tler_o,
u_cacer_o => u_cacer_o,
u_pacer_o => u_pacer_o,
var1_rdy_o => var1_rdy,
var2_rdy_o => var2_rdy,
var3_rdy_o => var3_rdy,
std_ulogic_vector(dat_o) => nf_wb_data_rx,
ack_o => nf_wb_ack,
jc_tms_o => jc_tms_o,
jc_tdi_o => jc_tdi_o,
jc_tck_o => jc_tck_o);
--! NanoFIP Wishbone interface
nanofip_wb_if_inst : entity work.nanofip_wb_if
generic map (
watchdog_max_g => 32)
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
var1_rdy_i => var1_rdy,
var1_acc_o => var1_acc,
var2_rdy_i => var2_rdy,
var2_acc_o => var2_acc,
var3_rdy_i => var3_rdy,
var3_acc_o => var3_acc,
wb_clk_o => open,
wb_rst_o => nf_wb_rst,
wb_addr_o => nf_wb_addr,
wb_data_i => nf_wb_data_rx,
wb_data_o => nf_wb_data_tx,
wb_we_o => nf_wb_we,
wb_stb_o => nf_wb_stb,
wb_cyc_o => nf_wb_cyc,
wb_ack_i => nf_wb_ack,
rx_var1_rdy_o => wb_if_rx_var1_rdy,
rx_var2_rdy_o => wb_if_rx_var2_rdy,
rx_var_sel_i => wb_if_rx_var_sel,
rx_addr_i => wb_if_rx_addr,
rx_en_i => wb_if_rx_en,
rx_data_o => wb_if_rx_data,
rx_data_en_o => wb_if_rx_data_en,
tx_rdy_o => open, -- UNUSED: CF knows when VAR3 is ready
tx_addr_i => wb_if_tx_addr,
tx_en_i => wb_if_tx_en,
tx_data_i => wb_if_tx_data,
tx_done_o => open, -- UNUSED: Serial receiver is slower than Wishbone interface
err_rw_coll_o => wb_if_err_rw_coll,
err_bsy_o => wb_if_err_bsy,
err_not_rdy_o => wb_if_err_not_rdy,
err_timeout_o => wb_if_err_timeout);
--! Receiver VAR select
rx_var_sel_inst : entity work.rx_var_select
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
var1_rdy_i => wb_if_rx_var1_rdy,
var2_rdy_i => wb_if_rx_var2_rdy,
var_select_o => wb_if_rx_var_sel);
--! VAR1 receiver
var1_rx_inst : entity work.var1_rx
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
rx_rdy_i => wb_if_rx_var1_rdy,
rx_addr_o => var1_rx_addr,
rx_en_o => var1_rx_en,
rx_data_i => var1_rx_data,
rx_data_en_i => var1_rx_data_en,
jtag_trst_o => jtag_trst,
err_rw_coll_i => wb_if_err_rw_coll,
err_bsy_i => wb_if_err_bsy,
err_not_rdy_i => wb_if_err_not_rdy,
err_timeout_i => wb_if_err_timeout);
--! VAR2 receiver
var2_rx_inst : entity work.var2_rx
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
station_id_i => station_id_syn,
cmd_0_o => cmd_0,
rx_rdy_i => wb_if_rx_var2_rdy,
rx_addr_o => var2_rx_addr,
rx_en_o => var2_rx_en,
rx_data_i => var2_rx_data,
rx_data_en_i => var2_rx_data_en,
tx_data_o => cf_tx_data,
tx_data_en_o => cf_tx_data_en,
tx_bsy_i => cf_tx_busy,
err_rw_coll_i => wb_if_err_rw_coll,
err_bsy_i => wb_if_err_bsy,
err_not_rdy_i => wb_if_err_not_rdy,
err_timeout_i => wb_if_err_timeout);
--! 3-wire serial receiver from CF
cf_rx_inst : entity work.serial_3wire_rx
generic map (
data_width_g => 15)
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
rx_frame_i => cf_rx_frame_syn,
rx_bit_en_i => cf_rx_bit_en_syn,
rx_i => cf_rx_syn,
data_o => cf_rx_data,
data_en_o => cf_rx_data_en,
error_o => open); -- UNUSED: CF can't be notified of errors anyway
--! 3-wire serial transmitter to CF
cf_tx_inst : entity work.serial_3wire_tx
generic map (
data_width_g => 44,
num_ticks_g => 6)
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
data_i(43 downto 40) => NF_VERSION_c,
data_i(39 downto 0) => cf_tx_data,
data_en_i => cf_tx_data_en,
busy_o => cf_tx_busy,
done_o => open,
tx_frame_o => cf_tx_frame_o,
tx_bit_en_o => cf_tx_bit_en_o,
tx_o => cf_tx_o);
--! Serial debugging receiver
debug_rx_inst : entity work.uart_rx
generic map (
data_width_g => 8,
parity_g => 0,
stop_bits_g => 1,
num_ticks_g => 156)
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
rx_i => debug_rx_syn,
data_o => open,
data_en_o => open,
error_o => open);
--! Serial debugging transmitter
debug_tx_inst : entity work.uart_tx
generic map (
data_width_g => 8,
parity_g => 0,
stop_bits_g => 1,
num_ticks_g => 156)
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
data_i => debug_tx_data,
data_en_i => debug_tx_data_en,
busy_o => open,
done_o => debug_tx_done,
tx_o => debug_tx_o);
--! Debugging packet transmitter
debug_array_tx_inst : entity work.array_tx
generic map (
data_count_g => 5,
data_width_g => 8)
port map (
clk_i => clk_i,
rst_asy_n_i => '1',
rst_syn_i => rst,
data_i => cf_tx_data,
data_en_i => cf_tx_data_en,
busy_o => open,
done_o => open,
tx_data_o => debug_tx_data,
tx_data_en_o => debug_tx_data_en,
tx_done_i => debug_tx_done);
end architecture rtl;
| mit | 81f709a3fb00f9d56e08896b4aefd883 | 0.504308 | 2.97099 | false | false | false | false |
malkadi/FGPU | RTL/mult_add_sub.vhd | 1 | 7,036 | -- libraries -------------------------------------------------------------------------------------------{{{
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.all;
---------------------------------------------------------------------------------------------------------}}}
entity mult_add_sub is -- {{{
generic (DATA_W : natural := 32);
port (
sub : in std_logic; -- level 10.
a, c : in unsigned (DATA_W-1 downto 0); -- level 10.
b : in unsigned (DATA_W downto 0); -- level 10.
sra_sign_v : in std_logic := '0'; -- level 10.
sra_sign : in unsigned (DATA_W downto 0); -- level 10.
sltu_true_p0 : out std_logic := '0'; -- level 15.
res_low_p0 : out std_logic_vector(DATA_W-1 downto 0) := (others=>'0'); -- level 15.
res_high : out std_logic_vector(DATA_W-1 downto 0) := (others=>'0'); -- level 16.
clk, ce : in std_logic
);
end entity; --}}}
architecture Behavioral of mult_add_sub is
-- signals definitions ----------------------------------------------------------------------------------{{{
signal c_sub, res_low_low_d0 : unsigned(DATA_W downto 0) := (others=>'0');
signal res_low_low : unsigned(DATA_W downto 0) := (others=>'0');
signal res_low_high, res_high_low : unsigned(DATA_W downto 0) := (others=>'0');
signal res_high_high : unsigned(DATA_W downto 0) := (others=>'0');
signal res_middle : unsigned(DATA_W-1 downto 0) := (others=>'0');
signal res_middle_high : unsigned(DATA_W downto 0) := (others=>'0');
signal zeros : unsigned(DATA_W downto 0) := (others=>'0');
signal res_middle_low : unsigned(DATA_W-1 downto 0) := (others=>'0');
signal res_low_i : std_logic_vector(DATA_W downto 0) := (others=>'0');
signal a_high_d0, a_high_d1, a_high_d2 : unsigned(DATA_W/2-1 downto 0) := (others=>'0');
signal b_high_d0, b_high_d1, b_high_d2 : unsigned(DATA_W/2 downto 0) := (others=>'0');
signal sra_sign_low : unsigned(DATA_W downto 0) := (others=>'0');
signal sra_sign_high_d0 : signed(DATA_W/2 downto 0) := (others=>'0');
signal sra_sign_set_to_ones : std_logic := '0';
signal sra_sign_high_d1 : signed(DATA_W/2 downto 0) := (others=>'0');
signal sra_sign_high_d2 : signed(DATA_W/2 downto 0) := (others=>'0');
signal sra_sign_v_d0, sra_sign_v_d1 : std_logic := '0';
signal a_low_extended : unsigned(DATA_W/2 downto 0) := (others=>'0');
signal sra_sign_d0 : unsigned(DATA_W downto 0) := (others=>'0');
attribute use_dsp48 :string;
attribute use_dsp48 of res_middle : signal is "no";
---------------------------------------------------------------------------------------------------------}}}
begin
-- DSPs -------------------------------------------------------------------------------------------------{{{
mul_add_low_low: entity DSP48E1 generic map(
SIZE_A => DATA_W/2+1,
SIZE_B => DATA_W/2,
SUB => false
) port map(
clk => clk,
ce => ce,
ain => a_low_extended, -- level 10.
bin => b(DATA_W/2-1 downto 0), -- level 10.
cin => c_sub, -- level 11.
res => res_low_low -- level 13.
);
mul_add_low_high: entity DSP48E1 generic map(
SIZE_A => DATA_W/2,
SIZE_B => DATA_W/2+1,
SUB => true
) port map(
clk => clk,
ce => ce,
ain => a(DATA_W/2-1 downto 0), -- level 10.
bin => b(DATA_W downto DATA_W/2), -- level 10.
cin => sra_sign_low, -- level 11.
res => res_low_high -- level 13.
);
mul_add_high_low: entity DSP48E1 generic map(
SIZE_A => DATA_W/2,
SIZE_B => DATA_W/2,
SUB => false
) port map(
clk => clk,
ce => ce,
ain => a(DATA_W-1 downto DATA_W/2), -- level 10.
bin => b(DATA_W/2-1 downto 0), -- level 10.
cin => zeros(DATA_W-1 downto 0),
res => res_high_low(DATA_W-1 downto 0) -- level 13.
);
mul_add_high_high: entity DSP48E1 generic map(
SIZE_A => DATA_W/2,
SIZE_B => DATA_W/2+1,
SUB => false
) port map(
clk => clk,
ce => ce,
ain => a_high_d2, -- level 13.
bin => b_high_d2, -- level 13.
cin => res_middle_high, -- level 14.
res => res_high_high -- level 16.
);
---------------------------------------------------------------------------------------------------------}}}
-- other logic ------------------------------------------------------------------------------------------{{{
res_middle_low(DATA_W-1 downto DATA_W/2) <= res_middle(DATA_W/2-1 downto 0); -- level 14.
res_middle_high(DATA_W/2-1 downto 0) <= res_middle(DATA_W-1 downto DATA_W/2); -- level 14.
res_high <= std_logic_vector(res_high_high(DATA_W-1 downto 0)); -- level 16.
res_middle_high(DATA_W downto DATA_W/2) <= unsigned(sra_sign_high_d2); -- level 14.
a_low_extended <= '0' & a(DATA_W/2-1 downto 0);
process(clk)
begin
if rising_edge(clk) then
sra_sign_low(DATA_W downto DATA_W/2) <= sra_sign(DATA_W/2 downto 0); -- @ 11.
sra_sign_d0 <= sra_sign; -- @ 11.
sra_sign_v_d0 <= sra_sign_v; -- @ 11.
sra_sign_high_d0 <= -signed(sra_sign_d0(DATA_W downto DATA_W/2)); ---@ 12.
sra_sign_v_d1 <= sra_sign_v_d0; -- @ 12.
if sra_sign_high_d0 = (sra_sign_high_d0'range => '0') and sra_sign_v_d1 = '1' then -- level 12.
sra_sign_set_to_ones <= '1'; -- @ 13.
else
sra_sign_set_to_ones <= '0'; -- @ 13.
end if;
sra_sign_high_d1 <= sra_sign_high_d0; -- @ 13.
if sra_sign_set_to_ones = '1' then -- level 13.
sra_sign_high_d2 <= (others=>'1');
else
sra_sign_high_d2 <= sra_sign_high_d1; -- @ 14.
end if;
if sub = '1' then -- level 10.
c_sub <= unsigned(-signed('0' & c)); -- @ 11.
else
c_sub <= '0' & c; -- @ 11.
end if;
a_high_d0 <= a(DATA_W-1 downto DATA_W/2); -- @ 11.
b_high_d0 <= b(DATA_W downto DATA_W/2); -- @ 11.
a_high_d1 <= a_high_d0; -- @ 12.
b_high_d1 <= b_high_d0; -- @ 12.
a_high_d2 <= a_high_d1; -- @ 13.
b_high_d2 <= b_high_d1; -- @ 13.
-- stage 0 after DSPs
res_low_low_d0 <= res_low_low; -- @ 14.
res_middle <= res_high_low(DATA_W-1 downto 0) + res_low_high(DATA_W-1 downto 0); -- @ 14.
-- stage 1 after DSP
res_low_i <= std_logic_vector(res_low_low_d0 + unsigned('0'&res_middle_low)); -- @ 15.
end if;
end process;
res_low_p0 <= res_low_i(DATA_W-1 downto 0); -- @ 15.
sltu_true_p0 <= res_low_i(DATA_W); -- @ 15.
---------------------------------------------------------------------------------------------------------}}}
end architecture;
| gpl-3.0 | 7d757a5183373bd89492cd6e7efca813 | 0.453951 | 3.258916 | false | false | false | false |
touilleMan/scrips | datamemory.vhd | 1 | 3,243 | ----------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 22:55:03 05/08/2012
-- Design Name:
-- Module Name: datamemory - Behavioral
-- Project Name:
-- Target Devices:
-- Tool versions:
-- Description:
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity datamemory is
Port ( Address : in STD_LOGIC_VECTOR (31 downto 0);
WriteData : in STD_LOGIC_VECTOR (31 downto 0);
MemWrite : in STD_LOGIC;
MemRead : in STD_LOGIC;
ReadData : out STD_LOGIC_VECTOR (31 downto 0);
O_LMotor : out STD_LOGIC_VECTOR (3 downto 0);
O_RMotor : out STD_LOGIC_VECTOR (3 downto 0);
I_Sensors : in STD_LOGIC_VECTOR (6 downto 0);
O_Leds : out STD_LOGIC_VECTOR (6 downto 0);
I_Rf : in STD_LOGIC_VECTOR (2 downto 0);
O_Buzzer : out STD_LOGIC;
O_Seg : out STD_LOGIC_VECTOR (7 downto 0);
O_El_7l :out STD_LOGIC_VECTOR (2 downto 0);
I_St_7l : in STD_LOGIC_VECTOR (5 downto 0);
I_Clock : in STD_LOGIC
);
end datamemory;
architecture Behavioral of datamemory is
begin
-- Memory Map
-- 0x000
-- 0x001
-- 0x010 Set motors
-- 0x020 Set leds
-- 0x021 Get Sensors
-- 0x030 Get RF
-- 0x031 Set BUZZER
-- 0x032 Set SEG
-- 0x033 Set EL_7L
-- 0x034 Get ST_7L
read : process (I_Clock)
begin
if (I_Clock'Event and I_Clock = '1') then
if (MemRead = '1') then
case Address is
when "00000000000000000000000000100001"=>
ReadData(6 downto 0) <= I_Sensors(6 downto 0);
ReadData(31 downto 7) <= "0000000000000000000000000";
when "00000000000000000000000000110000"=>
ReadData(2 downto 0) <= I_Rf(2 downto 0);
ReadData(31 downto 3) <= "00000000000000000000000000000";
when "00000000000000000000000000110100"=>
ReadData(5 downto 0) <= I_St_7l(5 downto 0);
ReadData(31 downto 6) <= "00000000000000000000000000";
when others => ReadData <= "00000000000000000000000000000000";
end case;
end if;
end if;
end process;
write : process(I_Clock)
begin
if (I_Clock'Event and I_Clock = '1') then
if (MemWrite = '1') then
case Address is
when "00000000000000000000000000010000"=>
O_RMotor <= WriteData(3 downto 0);
O_LMotor <= WriteData(7 downto 4);
when "00000000000000000000000000100000"=>
O_Leds <= WriteData(6 downto 0);
when "00000000000000000000000000110001"=>
O_Buzzer <= WriteData(0);
when "00000000000000000000000000110010"=>
O_Seg <= WriteData(7 downto 0);
when "00000000000000000000000000110011"=>
O_El_7l <= WriteData(2 downto 0);
when others =>
end case;
end if;
end if;
end process;
end Behavioral;
| mit | 0290dfa38af998bbe2b77bb02f8dc1ed | 0.608079 | 3.784131 | false | false | false | false |
kennethlyn/fpga-image-example | hdl_nodes/adder/adder.srcs/sources_1/dyplo_hdl_node.vhd | 1 | 10,285 | -- File: dyplo_hdl_node.vhd
--
-- � COPYRIGHT 2014 TOPIC EMBEDDED PRODUCTS B.V. ALL RIGHTS RESERVED.
--
-- This file contains confidential and proprietary information of
-- Topic Embedded Products B.V. and is protected under Dutch and
-- International copyright and other international intellectual property laws.
--
-- Disclaimer
--
-- This disclaimer is not a license and does not grant any rights to the
-- materials distributed herewith. Except as otherwise provided in a valid
-- license issued to you by Topic Embedded Products B.V., and to the maximum
-- extend permitted by applicable law:
--
-- 1. Dyplo is furnished on an "as is", as available basis. Topic makes no
-- warranty, express or implied, with respect to the capability of Dyplo. All
-- warranties of any type, express or implied, including the warranties of
-- merchantability, fitness for a particular purpose and non-infringement of
-- third party rights are expressly disclaimed.
--
-- 2. Topic's maximum total liability shall be limited to general money
-- damages in an amount not to exceed the total amount paid for in the year
-- in which the damages have occurred. Under no circumstances including
-- negligence shall Topic be liable for direct, indirect, incidental, special,
-- consequential or punitive damages, or for loss of profits, revenue, or data,
-- that are directly or indirectly related to the use of, or the inability to
-- access and use Dyplo and related services, whether in an action in contract,
-- tort, product liability, strict liability, statute or otherwise even if
-- Topic has been advised of the possibility of those damages.
--
-- This copyright notice and disclaimer must be retained as part of this file at all times.
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;
library dyplo_hdl_node_lib;
use dyplo_hdl_node_lib.hdl_node_package.all;
use dyplo_hdl_node_lib.hdl_node_user_params.all;
library user_logic;
use user_logic.all;
entity dyplo_hdl_node is
port(
-- Miscellaneous
node_id : in std_logic_vector(c_hdl_node_id_width - 1 downto 0);
-- DAB interface
dab_clk : in std_logic;
dab_rst : in std_logic;
dab_addr : in std_logic_vector(c_hdl_dab_awidth - 1 downto 0);
dab_sel : in std_logic;
dab_wvalid : in std_logic;
dab_rvalid : in std_logic;
dab_wdata : in std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
dab_rdata : out std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
-- Receive data from backplane to FIFO
b2f_tdata : in std_logic_vector(c_hdl_backplane_bus_width - 1 downto 0);
b2f_tstream_id : in std_logic_vector(c_hdl_stream_id_width - 1 downto 0);
b2f_tvalid : in std_logic;
b2f_tready : out std_logic;
-- Send data from FIFO to backplane
f2b_tdata : out std_logic_vector(c_hdl_backplane_bus_width - 1 downto 0);
f2b_tstream_id : out std_logic_vector(c_hdl_stream_id_width - 1 downto 0);
f2b_tvalid : out std_logic;
f2b_tready : in std_logic;
-- Serial fifo status info
fifo_status_sync : in std_logic;
fifo_status_flag : out std_logic;
-- fifo statuses of destination fifo's
dest_fifo_status : in std_logic_vector(3 downto 0);
-- Clock signals
user_clocks : in std_logic_vector(3 downto 0)
);
attribute secure_config : string;
attribute secure_config of dyplo_hdl_node : entity is "PROTECT";
attribute secure_netlist : string;
attribute secure_netlist of dyplo_hdl_node : entity is "ENCRYPT";
attribute secure_net_editing : string;
attribute secure_net_editing of dyplo_hdl_node : entity is "PROHIBIT";
attribute secure_net_probing : string;
attribute secure_net_probing of dyplo_hdl_node : entity is "PROHIBIT";
end dyplo_hdl_node;
architecture rtl of dyplo_hdl_node is
component dyplo_user_logic_adder is
generic(
INPUT_STREAMS : integer := 4;
OUTPUT_STREAMS : integer := 4
);
port(
-- Processor bus interface
dab_clk : in std_logic;
dab_rst : in std_logic;
dab_addr : in std_logic_vector(15 downto 0);
dab_sel : in std_logic;
dab_wvalid : in std_logic;
dab_rvalid : in std_logic;
dab_wdata : in std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
dab_rdata : out std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
-- Streaming input interfaces
cin_tdata : in cin_tdata_ul_type;
cin_tvalid : in std_logic_vector(INPUT_STREAMS - 1 downto 0);
cin_tready : out std_logic_vector(INPUT_STREAMS - 1 downto 0);
cin_tlevel : in cin_tlevel_ul_type;
-- Streaming output interfaces
cout_tdata : out cout_tdata_ul_type;
cout_tvalid : out std_logic_vector(OUTPUT_STREAMS - 1 downto 0);
cout_tready : in std_logic_vector(OUTPUT_STREAMS - 1 downto 0);
-- Clock signals
user_clocks : in std_logic_vector(3 downto 0)
);
end component dyplo_user_logic_adder;
signal dab_sel_ul : std_logic;
signal dab_wvalid_ul : std_logic;
signal dab_rvalid_ul : std_logic;
signal dab_rdata_ul : std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
signal cin_tdata_i : cin_tdata_ul_type;
signal cin_tvalid_i : std_logic_vector(c_input_streams - 1 downto 0);
signal cin_tready_i : std_logic_vector(c_input_streams - 1 downto 0);
signal cin_tlevel_i : cin_tlevel_ul_type;
signal cout_tdata_i : cout_tdata_ul_type;
signal cout_tvalid_i : std_logic_vector(c_output_streams - 1 downto 0);
signal cout_tready_i : std_logic_vector(c_output_streams - 1 downto 0);
begin
-----------------------------------------------------------------------------
-- CONTROL MEMORY MAP FOR CPU FIFO INTERFACE --
-----------------------------------------------------------------------------
-- The available memory range for the CPU fifo control is limited to --
-- 64Kbyte/32 = 2Kbytes or 512 words. The maximum burst transfer of the --
-- AXI bus is 256 words. The actual FIFO data memory range is also limited --
-- to 64Kbytes or 16Kwords. Also, the space is divided between reading and --
-- writing. This leaves 8Kwords per direction and with a burst length of --
-- 256 words, maximum 32 input streams and 32 output streams can be --
-- supported. --
-----------------------------------------------------------------------------
-- Each fifo has the following metrics: --
-- - FIFO full and FIFO empty flag --
-- - FIFO fill level compare register and compare flag --
-- - Actual FIFO fill level indicator --
-- - Under/overflow detection flag when operating FIFO out of range --
-- --
-- Per input FIFO (from FPGA fabric to the CPU) it is required to specify --
-- the stream source. Also, a maskable interrupt should be issued per --
-- input FIFO to signal the need to empty the FIFO by the CPU. --
-----------------------------------------------------------------------------
dyplo_hdl_node_logic_i : dyplo_hdl_node_logic
generic map (
INPUT_STREAMS => c_input_streams,
OUTPUT_STREAMS => c_output_streams
)
port map(
-- Miscellaneous
node_id => node_id,
-- DAB interface
dab_clk => dab_clk,
dab_rst => dab_rst,
dab_addr => dab_addr,
dab_sel => dab_sel,
dab_wvalid => dab_wvalid,
dab_rvalid => dab_rvalid,
dab_wdata => dab_wdata,
dab_rdata => dab_rdata,
-- Receive data from backplane to FIFO
b2f_tdata => b2f_tdata,
b2f_tstream_id => b2f_tstream_id,
b2f_tvalid => b2f_tvalid,
b2f_tready => b2f_tready,
-- Send data from FIFO to backplane
f2b_tdata => f2b_tdata,
f2b_tstream_id => f2b_tstream_id,
f2b_tvalid => f2b_tvalid,
f2b_tready => f2b_tready,
-- Serial fifo status info
fifo_status_sync => fifo_status_sync,
fifo_status_flag => fifo_status_flag,
-- fifo statuses of destination fifo's
dest_fifo_status => dest_fifo_status(c_output_streams - 1 downto 0),
-- DAB interface to user logic
dab_sel_ul => dab_sel_ul,
dab_wvalid_ul => dab_wvalid_ul,
dab_rvalid_ul => dab_rvalid_ul,
dab_rdata_ul => dab_rdata_ul,
-- In streams to user logic
cin_tdata_ul => cin_tdata_i,
cin_tvalid_ul => cin_tvalid_i,
cin_tready_ul => cin_tready_i,
cin_tlevel_ul => cin_tlevel_i,
-- Out streams from user logic
cout_tdata_ul => cout_tdata_i,
cout_tvalid_ul => cout_tvalid_i,
cout_tready_ul => cout_tready_i
);
dyplo_user_logic_i : dyplo_user_logic_adder
generic map(
INPUT_STREAMS => c_input_streams,
OUTPUT_STREAMS => c_output_streams
)
port map(
-- Processor bus interface
dab_clk => dab_clk,
dab_rst => dab_rst,
dab_addr => dab_addr(15 downto 0),
dab_sel => dab_sel_ul,
dab_wvalid => dab_wvalid_ul,
dab_rvalid => dab_rvalid_ul,
dab_wdata => dab_wdata,
dab_rdata => dab_rdata_ul,
-- Streaming input interfaces
cin_tdata => cin_tdata_i,
cin_tvalid => cin_tvalid_i,
cin_tready => cin_tready_i,
cin_tlevel => cin_tlevel_i,
-- Streaming output interfaces
cout_tdata => cout_tdata_i,
cout_tvalid => cout_tvalid_i,
cout_tready => cout_tready_i,
-- Clock signals
user_clocks => user_clocks
);
end rtl;
| gpl-2.0 | f466adbcdb668a13aaddd317f728267e | 0.581834 | 3.751551 | false | false | false | false |
kennethlyn/fpga-image-example | hdl_nodes/subtractor/subtractor.srcs/sources_1/dyplo_hdl_node_package.vhd | 3 | 9,725 | `protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2013_09", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
uS9Fi4wEl+hlOoAxATWz7JOEkR0NrTOAPXB71RDz/0sJ9oBkdyJcZqzmiJBSpJVLGXrHypKErbng
NIq2yEIKicsHE2U2q0TwmOX5SeBUf5ATfJiLQmZtyrgyJ/TKwJ5Nrg3HL+15E0oFzqZEKRQD0RV0
gUht+SMMiNU2xM6RPT7pKCsVb5W4nxZuUNAOyuABEDGRH8YW/kscyF5trBuA48XfiXtVpzBwqK6v
PeJ+bU10he4Sno6k9Dn4FGHEKjKtWs1EQPCyJM25dDSrh8kM7MRJepMfF7YseaGlTZntu/uKxJDR
ZL3LeAxQZMrU6BodVmaZalC+X5WBYD/UwSiWkQ==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6592)
`protect data_block
ZuCxC8H+0HldnYRvOETqxx7GjtNevjwT19YPJihuMEf9KyVHlUbQSZL8rg3rpnJhT25RkBkkSnE1
S+l1jP5B8/z9etZE61uWLeSBOb3XtqN0zY1YJD9zSawLbhbYGBlPH4YIqd3LMyycSOWOMPabaMhH
1GEB8CLbL9YajZPu3LQRxAKMRcVmy4ELQduo7bPUiBzsa3MtXFmfwZfwK2Nc2ekdfMLD30F5waBq
k2IL5UBzdSmqZdEhmVyd4mRsrJDZkiFGkcvEFQybtyYMcTUE9oV0XWKdPLeiba7w7aR5uuNEedal
mxM+eAuG+BgX6In36/tvmyHbtDw6N9oSfvcJIO1HRfv7Did31Ng4LClc9gsVHgFAjbVQzhUde9Zb
sLxbNKk5zvtZE8DsB/zgUnwSEBM21r+imu74vb+co27A7duswvlH1yxgltQS3aHtrofusdDBtDVR
j4k041Kc4F4jdAx9ZfTkKFdplNSqFfH9zSvQp1BJo9BlM4Fof04Pe9iO9MzTzmKxpApm/ERYN0kS
Soh5eNfa74cL7CCDlycFEPi/a/KaMkmzUn3fLMpQAi9pEpzSbXT2UOGwFv+JUZ8Cb/TYGsMDYXVM
BvvZj8S77xi+smfoeL11d63f7bJvVBJxFqgt8H5+xvgc0EDCzC6fdhlu/fHVF3kDgCgVlM/c+MEi
ZHAzND9U1Tq/iZKF3Lu0IxoRmPf8iO/g+tZoVU4VXYbFIZq1vZU5hc8wo9DnayCxC0VdTXwouaNV
96pyZ4JlPS117Sa2vUyjooU8a4Dbb+vD+OuIi0O62Ivr5bxN1EouAjKaEc9pckIOTjmZa1rJlN0k
HtUUFvIaffyPqaV66Zpxpjcv4AaBBC184d94IHODCyDB29fRGgh4fxse4zdrO+TqKujY2APDKh5D
JiO1l+3gCiQcMLzn1078e9AyEGdwmQYlLaTtHfp7TZ2SUXQdhFSbiRu1mL7SY3OX5S5v8moRCtRu
9OBwchNmz7OqrxVUNsxv/7KOfkFRQr8D0jr+Hpi2I6g5eAwU46uwGKnFkro7xKlT0pkro2h2Pk8H
OvUJj7c5XV2yInh679Xhb+/lrnHJfunbjZ6dnUNdPgQdd1xsRSYNUevEt1vf07WmkA1CWDgQckhY
1KiTxHAjyS6E2500Jdt4DAXc7KiMiJ8OrJx2TnQuH/TDDKPk3jIfe+/VQSDnrUBvR9BW7C43h3sW
jPIC9XAgJQwVQ3NysN/TyMmLQHpTSpLXY/oV2JZCgqPuHzJkT7NrI/KIsE1vOzmc79OXlb7VHonA
4RoJls+8f8aTow9WNyKtyEJOcxOHJg9UtrxEABIYXKBh0y92WA4rOq2hJMuXdkq0+laPk2t/uHXY
KFmwkOolFCpcXVw68FdaFu5psCMlx1giA1c/put3km95bkXkm5c/0CsyJBj75XpVuL557z5dNPsZ
X0FCcmjkKmPrWw1FDTE9VOYL6yAZMvpVUpaRwL5MrmQUMla6HeQ4lL2HrIzMABJRiGBtoE+0mtlU
4KfxK1GvdumYKug0W6H8nBS9vBkpZjqFKH6NGGWMOax/nUZsWmDrFZgfukd23IizF1JsmCv6nq0V
fGO10tcJ5+8nJlUabqAqvWlG7aUlnc5w/SfGrxXyvqjDf5bYQkYBPDSnnvbk+Jk9ManRn8xgpjPN
+JKO6HOJ/CP5JweQw2R6tXngXPqct2XmYgNr1xcT+o8gWmoAHIfRyiCaiHehng4qKkh0LlVoIU1S
2yH7gUzJc8LbSWUUeqZdE8apNJWRfs5vUJZAqLKA13x2Jsczo7tC5CJ0EzbOa6xcffMOC7jm6GhB
P5HZMgeNr46qjuUjZNUaKVDEE/PBztRJtu17Z++7B67GCj3tJS520HUkcKE5Kri0x/+WlMaBg2R0
gRX+tmBbfq+hT2e1PetrhMCnGmpJSivfs1n6Xd2cL7djxnf3OnJp7No7C5UuYQYaT/kdp+JE68/n
gq9LBjrwRbaw/GnVD9/KEovctvSg+cgM09/MrEEhEpEKXA218P0dCJhZa4fBloAAu1Lr00Gqqo28
tOfs3mWqrxeiZ5BOPTaMSXb56ieiVzPlk34pXp7mhNvdSIl2vw3/mUTgaxtVXz3r+Ux2uVvU9haN
VzQJBlX9P3UN6i0CQQoYJsGGE1h+gBWLDa/9MMpsg3Hr2oloQ+bzJctPs/ACi1wvA8woj7YTzJek
JtsIG9/VRMsnWBDexYS69OInbgVymZT2OiN9LxV1f5PqCB5+l2vDNEKxnaDq0Ggv9rpYPSDQxg8R
JxMsJUrT1QeNIRIMAJsPTxvTILyVyZTs6AMcfEUzT9wHr1BbOzFSbH7Q41hUkyQ0o2hh4JASkUgW
g72Vj+adJDeHoK34k3TlOE+Roa96TvU3ZmFrwb11DC9n3Rj8mNgHWNjSF9HWxSnQL+cwVYgp8mtI
efndRDHuLiF44fFDXl0pWpn1mh+dUrYxshNM8QNcCsx/zi8MXbdiXJ5kR/uQVzvw+AjX18WWxTpI
xWCSCtKpbYk4y+4RlaM7zJfRn7h/NXZqsEAZQ08tcA3kBX/V7JsBf5QJ1uGTskQDMOqhLfY7aemm
ppO8Mb4/bnlqg1/ZIM0ZmJ6KDUfRLZ5JIKqTT85NI+pPg3xbd/x2uLOAvf7gmMaAT0R4CDVAWXkA
zO2scNTHSTap4tUl4FMGXOjI7LWRJTgsK1EnGtL6JX6RqYi2rwQ/E2kvxKlfvYRBmCih9+wdqX8N
jqDPzjNaGXNR/mAIPwZyvh+ygpQWxne1mBWSOJ6VMZjrZi//xOLE/iEmP9/2oLhcRLZrtZRi/vnx
0lPMte6t2ill8zy39eQA9WdNgBrsLncVBAciSyv7a5vvHbgxWdljWiyVSLXD7aDoca/aBrNmntIo
9hDqySA185ItQjjUfSR2GHkOxqoppJU9seJm2wXTta7FoSP6afeZCDd2LbKloDG64xH0OoMXhaiT
jYEr8EcZzzVmnqp/xbeGEHbd8q1jamX2r2syKN551l5zPxY4DlsyQTwnVpGF/4aoA5VbjPWqh9NZ
UjL2r5H124vgqcDMy1d5k5xoGDn3yKsuU97OhVXaZwKspe/FrCTg6eXK02nrwq+VJuMDiJChEnCw
ai13SPQIdpPOxgLw6+xXm0uUGpBJ72z3eQPRppPqrhYpvicUVLk62fQlUBu/AqFj0OH4z1CKp/Ma
sSSGT+iQMYZegM+WIIIaCb7FIZmNy5f1m+a80gR46Xtxbg4Mb1g6T+SdPCQhZfCZBvLa1rbj9c52
oBfmfZk+g0jsXrepHk1gUuN8rfbeHXlQetbVcHpx+Eoi/dxkHq5fUwdbO2WPE97EWAasLtC1SbCw
nggh/39gKvxWRDaCSLUUzHTfPB5IfBxP1hFnVFTynW5mOmTVm4komAj42Bdz+jbuNU6U0zKW4nQu
fb2m4dG+FD5rzcuvhQCjb7vNdbUQd0SHsDhTq64Xt4U0J1vEMTsbiqyboJXsYh2fnxCqLEIl16u/
DQ+H0x8G9Lfm4ROoNhSTBXst855jCVhHfShb8OicWDsFrsgHY4n8wgmMSNJudKxjxwE8s2VshRO4
A7weNiZ4B2C9/9JKBgP66XsLLce0t7C+IPa8w1mb+V0i1C99kAyMeLJUHR80kOiKbeHvxkTAE0TW
vY1PKlAnUmYM1G4wAsvRkW8UsYkHxHSdY6+ZeZ5QEmlBObRF49TEsE0muqnfgD617IajzQn6tj9F
EHtTPq0YLACCo5+EJ0bTg3gzLKPIjh1vvrxsPXqxTdfjfRjPiLXVfNZ1l+9gy7qxi/zGbkjywrId
aZXrworW0IxVntR2s0dxGW8uPEYuNVNAHrVgcQVS/2uaqIbiIWOq46QrZlyEeAO/hATytV1IAs1y
F4FM/QX+zUGVEUfP+6THq+v7obY26vI/KWlFLCtDYtwrTe7WF5OVUix7d0yPtUIMSBBizIGkFBwA
m6rHV4wrLtBCT+x0edT4wrFgD4ZHoIDrnBac0+MzWiB3wpBMfO1wpeMdUSwS/95Fkm9EDmr74cKr
OLF9nMOHfiV3fI88bVojVH+/1dlN7cTdrBuDFbr6BcuZdT6r2FPJrCOGcA411I2MJ5Z28i90A0d3
/H3o9LeruI1pvjoyKJFcydA24tKT1WhLbJQpOXHCqHd5H4zAA9o5tZVrHwHjxN2KQQ/x3sJ+4D4x
UWNWQbyywTNS8CDCXMTzg1Wrt9jWkhDa9TgatBKpOk7thht2bMyZUENlM+QW8CoA5KXVxpGMT50l
ErW62dumcExEznMvNMQkvNnAJbEVzjRo3hr++Lkc1qT+xvvQot3M0QEpxt3ef+qU4JPKsGalbJnM
kbLBStA8rE5JUIzF7CY/THZF69ThJXhJI1puT3E/Klds10+DULR5Y+3qZlqx3Vxr5l5wHdXTz3MX
xA/uEhxxEsjIM0+LAEb106iBY0BQlc7FBsVDAzKDcfrywnPUKQEdpsDlAis/WNz/9blYpW+mtdQ8
CoFAmvjDPat3jcqouHnW8U74flDpNgF8bVaY8+W5YTeKqFxe9hPinCJ5o6pPckmtrT7wPNNH93Eo
Jdec9Ar3JbMOEKSh3P+Ltz5GIggTXz5/EtThyRkr3kq+gkUv9XaZh3uAw/Ckc7MgXxiLVZquyuDt
ovSqxoBGqLhjnL0rzPoWQQraiEDevypLMDvaKq3eUyHRNWHrBq8KAha+GmiwN/Abo/w3QrtQmMAb
PaZV+5IET4uYIDFeV8KUxz1FrrsvGazh+xW/SxwBN9ujp80ZIgl103rQucvTxY/1QBqzEg0YqPs+
MZRm1T7XGxKzyZZnKSAZPHDBIS23r30Em+tqPFb4F8uwLvnUXNuBZsylM01ilOdzBI//1N8ruGVR
KHrgksugia3OkayDQEs6dBm51SdnodEGsVaALl+uivyiqKiumkHpWspiuHM/caOhbRu7c0oe/qeH
2Z3Mn1vU5LPZ1ZLSnxNFNO0hl+/iZGC+nLQ99S0qVgCsu0cT4TDcgS6qyGQpNTkaeVtKPOGvYyru
0l0NFDGKcsV5BpCW8f2SxbdzZ7+XnPZHLnm1AagoM8kQhOsLCceIAhwwzQA0YmYDP4GUw0z49kVF
qyFKWrxc2W5MMwPQSFWJgMMXdgeb5rDXxT8iulalr8OdMlw36e6OKvDQJAOpsgc4E+z7+N7aBa0V
44zV+IKFyp7qhcHEsCXdtVz3cMInmP26JObEs9MSxiSeLwBKHJ81jGZxIPsa3mAmJEh3WhS6vPyx
qXXhathpX1tr+7sAg0iDQn2VaSPOulWpEp1XkjtGpS3EvL2W6a4Ty8ppxvV77Q8l+XD+UBIQ91M1
0RP/YnPbVgRmHr8BjT/rqcinNfndYLCrL5u0eqXis5mYmdDGkaazEgI4P2bXp+LUgDxsgjwn6jrX
yLbdhfUhcMZOrZM99sVbDIU3BLygRQl8WwLIBq8JGjIPlpTGAB716knD9965tX6cy0YyWZBCVVux
4kbnYhAEWdfuRJsI5ZUNV19uCYzGx+6nyLki4m9ZrfxMCtf5GAQ2w+DEajEVOLZSRHxsJ9uZjfOR
ZnSqFZyW1VA9t3v09p/0zcdK1tqNl6kAh9n0ha7mnfka3xJG+yn6OfSeq8xSboF+NHgfBJoTnOlw
zcrq46uM9RBHPodpGR1Gg5bDnkoTAGtRTDtVRpSWX3eY4YiEpIvY6NjXEfhqITiM7esRYAF1UxTl
4h+It63xAvk+TJP4eiNqPSEn6sP4rKCp+E4YRV7cD85edcbx5I6ou2FIoGgpzPPAenzP31cJ+6Cc
xN2HNhjMINE/Lu7WgCwogur6OWKtYVnvgng2aDS1kn4Vqg5s2XiFO7bjAkhNWxZgAuJ3VpgOn4Yk
X94TGKMSiKnnM/Ix+DtpbmpU+De5Ki1FlGFz4Y0+a+6qpsQmlG8poOJk+VAzUg1e4HitgKvispDd
v8Ymm/LeBV4CgsQ+TV7GhEtZ2o1/2lz9n7FLN6mTtmn1Y+z4fTPG7EupY8efXH5YdLZKYoPYfPz7
64uxlIAuwvLZmsEGhg91aVXFFn4O615iCQCg23CH746A55Cjn8guGzHcclyqvjPqfi2WuZ1dAJGp
gATM/hcrh2lJF1iDWsI7BpVJy21B86WnR4yLC27/tm5cvIMaNfmO00zd6O7RonkzW1AFb/qkgKOT
aY5DXE+9iOWTwTcG8NxapUHk4qW11ajUQ+1R1Yro3IXdFAT7FLB+NyiSrNAgQwDEeOlHspxklyrE
yE40ms02EEYUdFI/tFwwnd9abt0COFX5g0fuJQFhL9RUFdjxcXgxSG7bATbnbZF81rgGVWFrGfSL
cVurdQjrSx64Jixhe8lv2PYXb/2oZuou7Lhht0cgV5GTlKezY7xBssK8cEKvLOt1b0mdJX9L4eFE
PFWrrDt+uRXnF6GzTpT12cKLz8jZlwKb2o+7/jydQz14hth9kRnUGK++Q2IHnrKMWuPnq/SM8ueL
axIOjrNm4LyfFcrlalZBkTgrz/f/5y5FYb1UAUN5bTH6eJxlEaryiUQB4opaaYEAbUDIm6uP9Xxc
q8Q3nc0QM+qqOiOQpniskOUI08pj60hvjWULQyEohwwZ708BPFeEhTnxSJwBWViMbkUKsNApdWDh
BU8AsiIRIIdfjV4R93KCXm3q6XB7yOxHw4QFO2FrqlguFcwvkhhsFwuIjQ0EhslrhYFm5L8iWXYQ
81bFJf2jmpM0ei+BMQDGzkRV220vwIO3SFXvqQyhh6ALNOnkpyfnC/xnswGfgbDfKAYxMBal4+HQ
z9QEuxGmqSqMeFKe60U0q1P2t2cK77vVwsuPoOzR15u4dBdKJ100PaJMXHB+GVxKy1vO3bm7+aY6
nPJU1b1yLQEAhWxEIt6Ige6OcW3wkKtjfAzLqp105NJwwxXjjhb7dE5Ki+VyxvyVShbvqt9b2DEy
xe7SFBr54RPin5Hr6VJ0Us4/qoem9NlKwTv+/2+iYJB9TvD2zwwoS1d4k5DJhd8wDGTQzw5xMH3M
wPZBz0b/Z33KxKWlPRIgEdlZkNsfAmuBW/EBMhdM8pSOT7veVLhhvJRRgpxV5uBE7AQrsngZOfqB
UiLEQVY9bJIYGfegga2KozNtqnAJp3U0LinG4+iqJkV5gAZMqZID93NYO3teZXzHhTV6VyXSPPRn
hLr3UKj4FRqDOoNKb2FNroPI1HyuY62yrGmJRd00LrY/MhPEsVXJYOq5pZXeAePwNzSLHLmQD4Kv
l2Mz7F6c9hLYhvyyGJRcygMfimcuv9+WSSSfsyhld5Xl/osGgVVpPo76QYRSWGtU8wwUp3eYb6SB
cHf/rLWnLet5GTvElP1T+PUEOFa0ZSwtKfeRXnBldmGnf7u/pxnRIC7i+twoZftK+FbIWTB+WP0I
JmvPmKcjgSzrQVsMOiTNF7M823Mze2LFxOkiHiUftabKA2nbfm7P0bqf2VosauePdJFUL2tFEA+w
c4XgxWt6qO6nYcRHbALiYNAyAqBl8C26DR4JYZjsvR9odfaa5xGqviWPrfEt/B/jym6mTpQ6EtFG
CZSBycukiTejwYv5z8/rFExgGlbe3Eqgqq1N4zvcb5TtaSl4NfLGR7AS76rUYPEe223osR8p/YeM
qCRXlU0Pi/nYx4B/Lt0PzhMZKfiO5Rao7kI8WrXG0qupDuYZyFpxVoql0HLE0LGc/+lqKzuNpzZc
aJRh9N/AKFJUF0UPFi6ea9hKV6dAvCQXIdAUtBeC+XYWaEqN3l2NHX2IHsUuWzALqA//YFFUri7b
blQ04SYqKqQEDdJYPyBhrkSc0gJX60HuOVjc6iJ5y4bvyqK43g3PpAWJ/CmzZw2IUuDpGT/wn40w
8zEBiuQwZxaXjZDcEiR3jfGrjxRKRAJuFT2wE7kXXRZ2hDTZt1JKROkfKF1lMydH5ckK2Jgi3E/C
nH4Z1MgB38HYGomHRhP4EDDiILelqoWYBRbz5ElmGbpqABaDWhQcPKshT29LJ190dlCzooV+yqFG
8sX6r7L5u9s8r+pYc/X7xD4p2JclmMCIsmwmU0YCxbzRCroWMP/cD/phMD93yXE9M9R0/38ivkr1
OlyhZKYxUbAETRcqUQelCWeM8OECIvvxCVakAcXeGug5RHmbz5UM1NZOM47jc2CD0xxYaOhdpB45
shMKTFgDTYB1n5v9rF2TVJCMwwiDWq05VHdWj3D8yFsDmxefQuJke4RuHzHyPTUPCsWPmb6URZHS
mDIvqf9I9zYfrUjTKT/HHpmtYT+QJ0/1iyK3Kt6btdwdp8Ifa23sNwROh0sUz35wU/V+sjeeJKZ6
1OTzzkRZ48zOl9ukTGhltu09DksUUdaEO0RdD3rnxPrc6EtKT00+SDMxDWCkzTpbxzDyvARhbFOF
u7qZNHSy/5Cp+mik6bY3LK2Mjm8WBtODaMSDonUAyydb+lD+Ou5uIvMQZ9AJhJSGoXWvJ4NHGleu
IcqtOjcIJ6Fou36bTW3ZyiY5HUlo7Laj7DytlGJRkEkiYd5jINzOGtIAaQNGI6QhJ7S0kqw87+tA
4uQ9pv9G3an8RMHBPdWiwcX9qhSYQ4yaND3atY/Gl/UObRKCIs/g3AyFKMClwO2TWKdGBMCwDRnK
/ju/p8hbE6UVSP7m3WgRZHZWJCTzqaM/54aKbA6soYyvGYbhPardWZPBH8BecHOWA/FzBNkDurwp
AQElYNGV5TZgNSGJhORoTVFcqOU7sO4pGY09TIVc0WPBFRQOuls8jnjDuiL39UYCzuMdKGsUau/H
aZnnbmLKe5+fl9zq8jvolFOUriq8AS7f1GYtLf3B04TIp3wp3w==
`protect end_protected
| gpl-2.0 | 73c64094aecb93c1c16848601dc6609a | 0.943753 | 1.875603 | false | false | false | false |
dtysky/LD3320_AXI | src/VOICE_ROM_INIT/blk_mem_gen_v8_2/hdl/blk_mem_gen_ecc_encoder.vhd | 2 | 20,893 | `protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
cgw3GuE4OtC0IUw7+yMxDTN+4pNVdM8tAj8kSKcbsNleCUPqVHXpjBFwe4VrchpyKU86Gdy4uDW/
kzhQRRQ6qA==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
iiCeUnr4B989JXGojk4b1VpHQmYbCPhpYXkCZ2KA6WP4Gjbc4ANKW3V1KGoKZmskwy/dV+pASPVM
lne2WbtMXbobjQ3oQvWYDTMvnFOW7QrLP1ddPNwPdSw220PmA00r5U0N4fuYc5tIMDPiAifsDJxh
PawTp8BEfvzW33HhKcU=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
T/TRcsuoNriz40oyUS9kgh/jnanfbp8x0m+HnCN6fx2ZbO6AxukBPpD5CfqR/GdOlUBnv4lx5406
ugj/r0FYFS1WV+9m1JcEeq7KieJC1WNHKe0Q0ZsB+F1jKH38JgdzVqJYhGGq4qyBH5HDPrdJ4dDH
I7wDVYAVYd1wnbH472CpC0MLwQ12bwr6jwRpVKuJSTh2e5WQUKkPo2J7iR8e8uCc3pGZC/HxvjSP
VhnTBn0Xrov3KfnBYQZWjd54LAGrAoc80sp2SC7+oumgXJ4tujSIA0ztFiXrCz+DgrjF3u3WSPGU
lJvOFZVTncgTurXBJaGhrc+iFX15ubfbOYp3kw==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
kXpGxhM3q4K7zqELQ9SObxjj1wGRQ3iXws/lHPiYG51OzWIbZPCmJRy56DZC220ICfLV0Wyctb+E
XDVtgugXMyc7gPtIxjjB4sruy8UTUgYwPzlWUn4jBsIUMxMReQiJHGp8FSDoihvKiq/mYku4U18L
RUIMMNkseLAo+emDRak=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
WX6DyP4kE1c4FlpGcQgQ5lexlCnZzJyGnfy9qw7D/ZHsHkxJlHdveg0K5igWqyMGX7FdJXRsE6jm
My2uUGjEpJoYgEysbjhu4pCZNk3H75B0R/1mmqpVuKFE3/a2pZSvXeFrAp/qmEJiem9fvU4cfAqi
kzp2vN8Y9viUYGKxz+8JYESfC86GST/di35HeR1zb9HTQxf7obJTNmpTWnhuabba//U0cdjX7iMZ
inatYqcOk/BRZCGjFLS3seTfMETE6Q1I+ZSCb9Sp0MDNovB42wDek+ZSqOM+cJI12WkkJFAezie8
QoeBrNjQxe5sbiwt6FBwwd+Yc7s82xfeN9H50w==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 13728)
`protect data_block
CWXbS0QaDIakLe4/IDCP5+SfM81GnGxs+zSpKZ6mIQkaE6A7nHLFY01OrOR0RfEsR4k2rNtQAEuz
sLb0g0247j6b5SE3jEZu2ardgUPT/BCYdYeIYtk6VWSQP8pzI5w/g+tdPnzWJfehU24HZ0O6+zt0
WpoikTh+itDqaQAG3DQXBxfxIBCpYoxR2/Xzbd9yeihvuBOICTHhnQUh44cdk3LY6mK8ZKrG9C3T
CPMHc/nbFGdaNHISmcEBLU6/CaS5v9Azfbeq3RybtLYFnvtcfwX7rT0WvvZzqVB4U84iQA+E7Mpd
WAigfc+Y+z4E9+fNUyBwe13TVzcYqTc7e+NaNBS1SORBUf19rcenP/EWhLRhOkrr5e0dy/4aoV8f
h5wZCMWfoCYNtN4SmyGOIAXvnut34vhj32H239a15ORxxoh0JN7ubzVCA0jo1oVx4lyCqEZ1ePVP
/bVslc6CJy/INg6IfHY/uNkjMiIuM3GSmgebwk472pVdLsN1CztXnLvo8R0Q+Ho8ypNPsyt9JoS0
c0wTV1/lXM36pP2QbQBEdtJ6CnMqwbxEKi3xNHIY+qxqBOr1PKD8H0C16B0EQTEIt4jXWg++r12D
InjHdWiwroVG92q+SFJuIblbmxYslTVIkn5o3QnNEo+K3c9TLyMvLTONbXBGWl2/zlvNxOFtp64v
ypqExIhkLwgHZUgezgKovT+3OQA2rjb53HmMoEURhx1BPXFX/zniGK3VS29jLWDJ6kZBLqdnCFow
rZI5rN8gvJdAfkt2Ey8NwbKVbGENdF7KcqMNHzzBhVrjyecOqMLOUBOFlMWEnuNS5AOjR9CKGSBx
sdc4SK/HjWHbXyLlcvERQ0qb6XYZf5cE/Irt9d96XFpaZBooVv+sTYWsX+6gJgjoiRJ2SSb5KCDf
Gz1Ypm+3s6tjF5RJZhfKdsJxSIOoEttwYnc1v8ioAJ57yOdnLxASraefMZGoEigEyrp6CfxKm38a
HZtxRm+CgqYg+psXtuxDBJeXXIWoPEhzMEWarjdRNBHkIYzfEUDeGUogIv2RSoI8KW3qkbEMm1KM
/ty1CfUmjNUppEoplsdHwOXA0U2VPt+xqyz5VZd1MHXCO3MqnnYfKy9liQ/rlE97ZywCq4ViTPT/
7PbroLVufXNtnfrmPESvI+Wi3wFw2jw3qh+IDskCkawdB7+zZWfsJWnzILozKkyFYAOcIVvU1Lgc
1cdYnRFMj0yBmx2hm/9JQWPcWnUJ1tKBd+zRpJSJ5I4rwe6H1wswPKaoFrML7QV3MQxX94Qh/Dbx
1LDDZ7eyW423PUFeiC17jwCkJb4Z1SAVN05CkNgiTJp+jbqvRcGXik5gqNPoxoDv69mvjK75lIWW
uBjCPDzOxfrR3nBH0EpvchVJkWGBrDoTiigOhWqSEl+inaXVpmL4CFXS1pWGz+joCykKu3cWCk5L
ITi6/hSiWSYPuPR7VQ3R36Sr65qPmUKwiPtb6SU0WtKvlqJdUYkhgN3bNH+uSw/+KLCEdDF/sXi2
hqi+Deywn4YHYUXuG01usH4zktrPnYSKEvrawMlYeTvvWyVgUh5GHHXzKVKFZZQLNK8195SEkxpG
SjALlHrgihjZtvRS5ImX8O0LYQSD0v9a8dJqyKNeHx0F5AOm9i6ql5eL19qseW1GMb4G5nsK4+xQ
c+hPi8nERRi/8BjF1CyYyRY2OHQd5tUr7ZG/GBaRe0nzH041zpbpFwjXDRfo4NsG8Fjoi5ARfFQJ
yV8wqVd4e68p1syr44tLuQ4Q3bg0ubbdvm5MjkLZuaquR2OmmNJMpyqyX9kSSS2sHEMAopBcSfcw
RrFFbwr+SsE8eGvrN6IReW7YboE5IbUlSavJ5ssGiy8Q+AjgYGLhMpZrAv3yW/4VIX+Z87WeR9fQ
Bn1XvDNcmTzTT6aBqCrFh+0u+Xv9v6kwKAt9J02JHQZ4GCn7hL7wd3OAVyMEgq2gq5+9ri60jqL/
HyB1YFPt9RT2jAHferjAsXBCBAH6JuOQepti5ZHHN7+/tT0//DO5E7cDi2Np+tadpGzOcCNTV1Em
Tc9ZYBpCBIJidVUK3/0IOgteMt/CsBXm9eVM8rhCkCX39GXogZACrO16SHHQTjofH/gSrym0HaT7
cOcU/mI4p+lLy9uVpMC7t02yjcrkkkmghTvzjzPb09sPU8buhBJwF92bTG3aKkQe5Wg5oLTxhTZy
J6ngaAdZxjUYkq/Coeq4+wnCOON3PHxvjuLPLMCoUmwl/6dSNsrT3Ef9xcOz4Sm20e89E8xtg3Bj
txqcAlqjem0vLIrLiF5TsuZ4h+ZgZBQprcFNHK1Bg5j2n/+NUOg7w4RcmQHlymrFaeIKF7HChsv8
pqgN6IFTnmNF6Jvcl0vHwViBeDbnC39NeYYKGA5PfqicPHaw3uJ3zjn+nuPeEsz04Qe6OVgjBOkN
OXzT/hKBbxhRWgj+atg1LJSATmJuylY4d4ArlH5HbwG2lmUq99DKYBDg4mMxTc7jyAAcFgDuUZuO
LxY5ZeT4IjWB3kRyA3M93FZ6AKzHgtsBM+x/wvD28c6Zt5kfxVs69mKZ3owgd4tdp5+tgVn/kPpk
LvlO8vNxQ3AknIotWp0a0hcwtO6C2jfQXzHQWBQJrAMmXFk4vLToHCheIhfrLj2zAEvG2sxLHBt/
3AHIxBJr1RW45Uc3BaOjYDhrbodlQJlFXWzvXftuwTSAmzoEXAIykHkJOPSAP/NIh8XV9mGTg1Lt
mgg6jW8qMzIL8I2UNdA1MKy1s86m1wwjNGcf0/Q2kLnSSgzTuv8z0Z1/ZetRWQidKlGW4YMqtDds
5Dm4JrfMgQ+XJDUF9q+/wK2BIBHU5aCF/omvnr5LGINGb8ISVGp6rSN+YvYae29BANnjR9JKyu/g
Lw7z2OHhzntr77/xZGhnHdjZXiroCDveLsRVOvYerQ6f+gW+uaxjrFRNc9vB54xouw416A0JMbJu
3f1dcYq25q88lBnEsFNpNGcEkX942eAysT0tBl6B7yprzbCwgc64fSKLnmgaADBsgTwDkzwa2rNA
WBq9R7av0JeBYBfZV7mxTkq/7PG/me2Zm7MpyiI4oUjlUgMOfydwqR5JcnBC6tzY0yEaHtNROYD8
16gfMgMmjQPBKU8eqdop+aTZmdRGwe+WmTdCRakzJOI7ur1eE1RcCfV/mwExM+B3r78QtBOxteA4
AgQ7liA1Yq7wpwjhZrEYKUDGiMH9pNVF/d342Ah9Q7wTNv76syVooCfGnmWAl9c3i0Jw/8jfN3rZ
qEiuZWc+sNi18ZvPdVcKYcyRh78ulf8aCT4b4FhUuAhpR1ra2kvqmX4/287+UlD9Cvj+Llz7ukVh
S7lci3aCka2VjcvZD8z1LWSKrm9YgpFwCZUgwMsQcnqB5uT6zhPTnMcXhOgDW5PsoK+dSq2NqGlx
58/iKxP0uyU7Q8nVbedoCLnwEbUBJAdtp2lgmMXNxu5+JntV9ste0hTjWn0F9bpI0tyrZXWUYvnH
mLNBwAYf6+oggqViJmyOq4DFVI5PTZUFsuERNflhtu5Ou8JIZQ9ojw6HZRfXqAxQUpnNeCuO5SzF
THHW1yn3oBGVF3pNvo0My6eOvzD/FY7sJ6XeYFFQQ5D2Bar2wCm7qe3rmmHki4x5IL1rRVomFk87
BI17rFcE2ElA3v5zY+neOjH0KOXK0oFOZV2HWNP7qEK6HhELRnMJKUVcd7Y6JGo+INaz0EFuC/tl
71GyAYRxIQUd4uqHnhKHFXr++531FYTzeN9JRkbGcosRGTu4sOW68fSiu1IyoGDPoovFt1QxNWxk
XTsGJAP+Fv5Y6fsCkiaQSC/zBfbjWSYMpbL0ev+cX53/alDPJmVi1HoVM/whIzMH4Tg3GxvflovO
fbqGjcsbmddSWmn2hB8Lkt+vDlrpVF1t3q4cT8+wFgm/6Q/C/RIQhBChOUZLz7V2BZv4bVbEw+Hn
qbJnOr8KwoRT9DkcwKz/PeTXkNJebH+hVZU9H/E5VTXmXNZPT2DJ2XG/gDBc5AHfznydbQJmkg/z
/7J7NRb8n+MxGKE5cnBRh7+7rLo4poYiXQDPND0bZJ6mqrs1JvB3445uet+A7vGVcj6zqZSfmLIb
T5Lu2GOrewyNKyBZqKp9fI4vwzs3KXTLVs2kdt/cYWz+jP9JCFoehMm/y6fJfDwxZ51Nk5QVhLdC
obZoSyVk0iddhXXsgZq46sEwMPQU0mdvBCAqSRbggyPw+GABJhX971FAbBWsaLhNdKWaKtveHi98
k9F6cFtjFz8Vg8ad94pWEcDUJxmdOHzI2fe8c7yzDhG07YgALmmBgZE37y4GhJgA1OIEMSrOU3+e
PvPQP3UnVoggwcHNAYlOozBA685Be8haXACMOv4DCvOAKNQ5m5o8lI5t4CLrYy6q+F+n4/xzj42b
JZvjXUkRn2NXH9+N88K7Rw9F17uTBlLx0koxaHcGdNI4u2SdLBlDY/yYL32lnodW8QIHakQ0FETv
dmPGHK+dQYDo7qPQEqaHd4NiQay8zawB9ivxV5PokfQK94k1RkaVWj1rXRx/9913HleZ3cJYhJ7n
4VPfwWphuJCr12uJkFXVg+MK3Pj1pdJ6MKMXzED5q/byCXUyTo+ZxmHkIndOIzUo6zGa2eHCUicp
Uv46xobbE24ReyvirVX++RGprqj75nkGgZifEN7IMAUxbziG/h/4B7OcJRr1IDv47FUxknw1K+eJ
HUuUuI9APbQ0WVcwAfMz+RY02mUtM+TZWgqbysmuEaFZSAt96woHLditOUl6z2ArU4nU88lt7Ul+
br2JTLFhRFy01gHl/3rFAZ1qePyft0eiEASkece6k8Y+GC9rj3gHalwji85LDxWFCNy14o/DqO61
8Q7RGVMQX3Exv673sjnrtaAH4BDBRBuoUrXHxjVuejH6kSIUfn7nNzDmYO2qWvNqYmBTPTOsNlsz
yqAWH/Drz9uYe0CYBL+ixKg4Pey/HjY7rKL6divCnWTHkcPBx4qaK/a9CktXrLBYmBamsJJQFY8T
9SWfgTPG9LUXdlsWK0lt/fRFEIp9ryFDY76M4fd05c7Q7MWLPbiOCTHTj1MBn9c33TD/2a+lWrC4
0+vnu2aX6HtiUMfMbLo1rPrzUcEm5YWuFaQb5iip4Nww8jE45neb2mLKhU9YwprC0pifX8ZSLbZ8
fgm/yUH1TE+o3syGuPLMQRh7/EBtqF+B9c0Tsck1r2VdcoVvCaRO3oqDOl6E7nphgT/TyWQviVAJ
9JHgwyYqDDHP1qW//68hSv90Pp5Anl+MqOomhjsG/kIlZIVw3hH10yeGUbOtLhgYZmhT2bw6ztGZ
P2qrBqhqhBT0+c4hLdGb/j0D7Z+BUS3fzAsw348NxPEf7Xpwl06v8ptwmxEn/1sLihhoPyRFrFor
Wr/JRTCt53uXR+f1Hq40iW/WA0dfiu+amdr/xOr9iceyW1llGhIUO2rqWxE/S6rRA1pRGQIgSUXe
0W3nXGCKSMb2ELtaqkAI8S+yVm0CcUezwjDVgLbZfDTRu4oOfGik4YR8XS3ssUPGUfFmOnHGs4tg
UK1U46nr6EYgQYjrbkHlMfEKx/MnxV5VFJZI5Cpxb+iF5LHZSnSDJ+Vbc+g5bjIZaP7RXt4O0ZSx
gXM6fQzrcSiNdQE71/p6/sX5b9VmoX24uQGwHkdH6VLk74hn1qPAIXfB+cUAyaHZZ6pdUYB51WRT
XawDTFsvMhxS3uO4pfV5EKh8As+NTmAerhauRgAIZ/BNoweEHICr0A2CYQcLCCp+fwzam97OD5ed
PvEym/QI7Gq2yEU0bCp4WsWZzl6ssStuagxXMFUM4lCag4KlCSb6F1rSeLZTPcv9AKdpf02Llw7u
JGjXVFtDqwLNFS7qj073QiQqAVA+AXNX8YpwL05BK13kARbJYH3z6H7FRlf88s61vTkrddS32GeS
fITZ2y4Vd4QeeMrwOPKdlRUvXMGjIIZAFtQAtzMmZO/64I/t1nY/Lo9h6GQm0YtXIMph5vwFIYyd
f4VzVZxBQMzWjt82w3SuiXvijs+3cfdhtYuTxhwLoC0G2P5BllH9mtguKm9kh+FkPEKlhC5kPnnU
roZ+scA16ZvayMwt88ID4Vz4gyxHt1RmzdoCa5uLDUqCimh7c59FBtZpd5gP1SmrNN5Xp7MeKdcL
DqpIV5ghJMkVoNV5klApi2jxf+poL+hLYlWKM0KN2PJm+nJ4Fvw6YDVHhwzkCoAoSpHCLeLWZaRI
CgJUMqxMux2UnvA6DDRk62OB3BOzPKEmlJNWHd4TJWLrydTlu5Ei8m3IhZR76dxxZ4agas//9ug+
GEnyy5FqPbBgrCn9yX1cQq9VduIGTspQ1en/WCooDoV63bLgJ22Ff7U4+WoCgoKDtevGgB0Z6R10
leBdjtWWGX2tuOps8eiwsgA/8P7R1/V9ZhyZEpIJL0b+/26aHGRhe209ls6wtDl9P49hWMHJvIUj
IqJZshwZBt6aEWsTw2gLBo/IjPZn9EwoMog2RXBu98Sy+IGvdPx16pNh+XQnoQKipNdkmsxCPRdW
G03hQUGwjAo4wqz+aNA6aqDBHD6Fgx8z/xoa2FuFDIiS/V92lfSHJ820dtC/OPGfn54ghEtF328N
Ye75BAngOpKXUAj2x4Ju5ulXn7l9NjQBqsOIg9QgusAUNIYSqY4Vv9F2mkCupr35e3ApmEEKat/v
epAVqYg15rJZTSQIcqW7TQ+leh54yDW0ERwT1XwUdTuSG8uN4OV2jp36KLUoi619XYExly6OrRsk
HNZeMnDiLr5Wgd6NIBMGovGI4/ZMQK91IUcy+SXFb6kcUsshRCVGuoModCdxx+Gu1oF9Z0JhbWLL
zuItrsCg08oxTIfiwm7HfopBzP3LotABatCQkVNAzrcyNdttXzCVe8G1lET8DjfQQrXo0FFaIROf
JwUl2zbfJVXSSK7KWTW92wpJR/kQxij1Jd3/L+4yaqXEapxwqPvOD7JcdzP4z4Htn/h4XmeA9+r8
2GoT/FkyNArohQ6i3GbbCT7tzb5yznf3ANeHzgzhd+WOCXi+w/DMpadhyR0RFowVntsGojBiKYFT
+tZ4xmPr/WfHVxnuUv3wPv8lUW321488f8B0Bl9AGC662D1Pn70IrUbkziya3jOjYWbkjj32Ng9y
33VZj5NPioxWA3dZOGuNDSWD68BDcY3z/Juhc6z7wkD94gMP0cPCGPww4mc5vaHOAhnr0Hy6yznE
rzUH1QyIz0agjivB32t2i2PgjRVNG+SdMWgy9QSp8kiMiBRQ+1sFGuvc7lKjcNEI7VVzCVheJ73V
KKoHO961vHkG82VpYNZWvxSCNoxierSfKtKFWH99IrZIPMRBKhQpS91yoSV/Cdb5bBtLiV60OVIl
6q96DZ1C4JTSpghPA92e2DDqQQoGrS/dGvt1qUa642LrsloqM1Ouc2OWoIi5P6j2gUk/SSgKcHvf
C2yuQ8g/6APaMaoUjBx16wIGvN/znvM93PhQXHbaG/fFvfcvSbv1tDrH5Vketr1yqyI4UWs3NUU4
/MAR3tfcUXjxxKMkXUaGYkxz2roqZuoV+W2d6nts/h0ArMmlXfR23Vg+L7ZeNPyrXVInrSoQfjNo
j5OldZmF0oEkTiiO8UMDxXtejs4Uwopn6WIfjjIaa71x6rr2qKyyeRTinXDCpa9bIGa0aLavatFf
Szeub0rpfwseMmDZljowi9aD9bCiOTOjobuDg4zdY/EpEkfmHAY511x0pC3pFlnEjKZR37Wnw3ts
yKvPczuprX5lU66vakhaP4w62qkfe8XVvwJ8/98UVS0zO+56vujzrDkxsZAqzqdsWpSegABdgUHK
RhWmFwSK1+fXn3Xv/8Q1xlMZdbfwAJQRllh+BErroZL2SbAmlQ70eFbrfKi897p/GQJOpgunm4C9
G63YRYduxEnMOzQixbCmTEw0wA8u0/VatmNRPWvkous2qDvne9LBd+pWv96IpSYXn5I5mGOnPWeO
zYpuLDE9Y6ol934E+iOABux2ryg2KjdQERHZ7qp1fwZ5otXKeNW5CWlENzIicdmOhZBaMa9pkSvH
Dx+Vzu0YCq6s7hmkPRrEF7GIYg5CFRomHI4rC6+E5tDC6zWDWQlxOV7JpYmBFHnOEd+EF7hjw+LA
uPq0FMtDwh0e7eKYeCD/PVoLj58fpaaS7LLqhWVJI3zOqCjih3wAdQDUAK4RHCCg5Y2qXQZS/Hkw
r4vcfF7bJXU2+RGumm0hFOfzI3ol0VF37f4UI5dpHKRKzUUQyzCPf+C51cFe0gnt3NmsmGUji9Or
5LJa/PCvMUO2rq7usDElUsgD1SR6ec4eLXeZ6+TJrhXq9xUq/eLth6/gDQjQf8i+TxXvB1RRE7A9
zYyxv/ZjuVx9GeOErBZhR+VloLNPxsRtAw/ppoEYo3NtM704kuj5fo375ZIue+OLGol9EYlidmIw
w9jDlHMNZPErBSZl2mq8QtSeypbWZXxk2vjdtJyJCUTduCjlGZNacbBkygkPA6QdWvYR9XQ1RDHT
2Nm9zU/fKCTolAeeCzHoZAA2Ry6jJfXHdHMvEaeQbLc6wuQVE9xNp1wN6kMapyXjCEtlN5qHzEgR
2gbGhWVlDI1OgwEtCTVSTQAO2yJd1W8chTksBui4OlZDPYg5M12YxY3GgFOkac4M/ZMhY22D8JZC
L3akZY+DDExcZjic9ToHHknIaC6GTDV+TM855jKQvD+p2fuCP7PlDrscbZPTuR4cRqHuCDNlINmA
lEgeJTBLEL2F+6ifjyxVJkf7KubWl2RM9X2XtzODrB6L/p8biZnQGzl/dr/80hEVdr5SdAnK2P/t
L7/d304c07aJbbNtIKTSo1t77J9KjiVuOKg+UNJhKgtV2ijIIgld9hPF1rj67Ldp37+KS/LhklRZ
csc9fJIVlZ4V3tW1hXa4p/IHLgc7+glmV2qwoyyMGdzpychbpTzBL2aJvFaMH5p6Jy8lpAfppO+t
pMZueoDvbA95PW4pB6LBlrQuCmDC1oMH2NkzHQHbcj+Y2wZEWb3fcWnvRStVmv8yZuyh5kq8Bkcl
MW4istdeloQbEePha4kafopdNr9OCFagkY3YU9UokpdCoqktvEZay6SkihtN32DyBr8DqUp2UBSx
1cvSq5VFEwOFQ9I728LghMMUd8NYR3W/ieWkLfI2KxS3fFXSumXgwxLuzfYkORckhF3XCRvaP/UX
E0BwjZzF0RcF9IOVs4dchA2WCXPZvlmtxA60YHeYlkWkfWl+LRPM3PM6aYYpHGlE6o0SUDLFb75E
FA3lMpmOWuGE25az2xO9oL5CMwZSsV76WK4583o9HjqsI1/JASnK1dl+rXwztPO7FsCH4Fu8HC2S
zx7YGwn8x739dckIHhK14G39TukDOA7Vr0pYac+xQ7PxeysIK1HWRGMdHLhTC77LXgLxFsoEbA8+
E1AWxl1+53z/r2gRCvTZ5LsPrteCiFQkRV40UIaYurBp+mOnCybJZ5dvQ5KovQFf/BNazHw0xjBS
s1XamTZmjwk7KSTFxg7598oMxkbrnFP0QCRMGA8FIq0Th8tm2qF1clZd4uwndkmGVGFoZc3bVors
xM40v1BNPQPrv2DWFEjGXtCAeF5RY85ATLAIHydt3nfxVSvZUhUqJEj7wAQ9jeh3GcQ52xw3h/Mj
H6slMkO1ruxa3L4lP5UhqLMW63JkVNYF8Q/pDbu/2znjC7J8PYB49Lvl8GqqfXwkRKxE2RMqRofC
ys54GNQCWnAdkHuxbyxD2fG1Vw3uhkY1wWJcbbDVCtmUMv97Zl96q3u69IxaIh8ByuorTT2MN0Wo
nnN5NNTTK4cF0G7WhU4o92+oM9kLKY9sDyHH0XfRHUHfcwEdFkIZ1rj5/ZqtY5ILKe6bnYrXldLx
GBaju8hb5U/dvXSWFgeDwVD1JjaRmAER2TkbHplnE0nshU0IZt7OsGzin8Qj0u5KD0YoFAufE5fK
oyTFMLJH7ECXo86Yzn7fsYtOIPP1cM97CPNsauhBzM8AMPLHk/z5imO4oDr5FY8kmTvt7nr46sQa
H9yL/zhUC1H3cASagqtrs5GsjD7HCJr/uY1/8QPtyIsgeDflr37qNH5v8RyBIgLBzYStTgrS41uk
oa3NRxfOwfWEyGUlk1GPcgnl31KduycVJe+06AlvtL+9DkH3Xlb2ULbF7LiRXFlW/ST3incEv8gy
WAQgGJuEKhzCtL3ZT2quRg0Bz73J+Mzp8zWtgr7DLTnB3R99oQtCcWTkq9y+xbDOWqpx3q3l/52K
SuS/Kq3bkRIAjAiO69MLPwmkuVZ6/sVstzsZRfuzibcouNj2fAJLyi4rWDQ+bUgXnP4zPrWnRGJ1
oQSj7gzGl2dCM6OwEeNfnjCqwzztn/hg5HBPmwUCt75UroPkHPf3UGnyb677DCUn27Kf+uTgYqIU
jwI46jKKJLSBFQrneSkcPnDjRsfHyoY2YkCLaJTgdeVfx3JnlOuA/xyHq1LLn2il5HD/UsHqLJqD
r6aWZdWopLSw7QzQ1YBgEF9WvyL0Hs7A+ssEjNUH/QgUn9ps2ywXsX5yJ61CPXrTc3CvpGLVf14n
r/FiyZL2sKM0g3x5TDZkUaEniaW1pawhRuxJ/Xasy9iYHVhVlP1PkzVsQvcvlBOpIPkrXAdM2vQL
aHztAqwwYX5K/sX0Laaduwu+klohPNKYoMC19fK/OYPImOcxGAwnUGBVyDqU/1aIOUOBrFe0/TFk
un87ffLDGUHQJywxGd6UAcAHvlQwzg7FkSgjjTH1Bm8BKxfW5MlRXw4q6AWXBEjyDQiVLpjtBHga
EssLUC6omGC9sMhL8D6Sl5A9qiS69v3nv30elIsDbtMZwwGo1R150mwx6HDZ6GWzMM7GE3wAPqRy
YP+dfuluQSK1jaT3FE8pxY17c8ZlM/VOEP7Q156yZ9WhVOJ/MbGQ/OnsG4sgkRddS8xhsvoXDBOK
LnFevE4Jp27zb8wRjNSn5zLY4h0cBD4ir0rklP+65aIZSp3YMhPtm24jCGHvwBiSpXnoeR3fqoPn
kKFVwRPd/Z/8tyE7wWry5Y1kEMdq8pvvtv97KHOHasM9CgSawPAt8oxOGm64Uo4gKgx1R86e/YzF
n25HJX5PHzz/QzPds/zMU1ICuE8WSDDCmw3Cagrxn7h0clfv4zaPz2/Y9/CyhMNep5y4e3/PHFRA
OtYWEtjswC59jLfYuUM/dpu6sj7KWPnho2g7J/UOg/S263P6CDasrMDFWIi6NCvtKSka9jdg1w7e
Nm00fy4/YGsqAegCVSRpegndgSCT9iMwSsfR4l7eyS8Faa5eSjWvIcY2WWByQNAJ6vN+juv6BNA/
0DpVbUmQ7AF5D6rLqb5PU/GtMqTi05YH2dOCXG5YrFizxRPGpVteE85s8DOtGLs/UZvIc9ZFTo7D
duSKImwxSmKmahJzaIXIXc3qAhRpGEP8tVdbIAhW9r2IUF13h4fYVrK7eA9j1pkjWZ6D3B9OYehm
teGQn3peiTV7MmSiXX/LC9mgm4mXzMY0ud+2UMTF74HsLgGr6YZ0OrXqMsTD0+/8QT/BR3/sFQwh
2zI2i7hLWjt5+7NQP/Dd+tyeJt/P+Cwkf1hW44boKjpTEFBmmArNQq4AdpiW7xWOgsH4Ql+NBWfT
zWiODiJg4buxa7F4bjQwJUyknG+WMPlG5qCODFnetJINBSn0aD8CRGpFrvGVhPbp3rYQIqzJLPKp
KjzeU423o3eHOLRwwc7n5I8CY7O+nGoS+Wd9rsRkECwUKUa3dCAc1WxS5jV7NYynX4OHEcKZQekZ
O8kXZp46u79QyQpGIAvPZIFYSLLclyIdSZXREmd86K7QnjKKMUjV9XGGto6VUv7ZCM1xzE+utnUK
i8tru4AH1NmoPBSvCdWTLAetR4EGOuJWpKheSD/Bt76KC0V7tzjcftm1pauAls9hQXf8KpHUqjo5
KhBmbRZZ5kqs0BqxL0sKkWuyPpyRArdXAm13EHdGeYyYdzru1+z6oQyIXOW2yJVejaRh0HOvA3rv
w4RFjsnfBtHx6fVFORm3RsK77/37stKbN7pHmZOe5xRfXeeZOMYjgQG21wbzDWD92+gWxNW4LcD8
Grd0yaP34Lm44ckfR3cXHPXafRmLURfw8V6YzExBjjuBvGkv6vCBF/8xshXEjG9W8nnQw8DPav7n
PTmmbCIXMBy3jdd8APpaNqWSqfA0lq57QNRfAuE7eue8Oqiv/8WviNWWQR+NggBOzsht4nnzTFXP
qjL/X0GlPhyYKjfuU299d30Vk8X/yftDSP0gddJJ7Yp8IciMx3F0XwRL6e6A3jAS3uBkfrUCGup0
ExO4QFNW9tzRqbAxgzJVY82WF63L0CCUhxnsKK6iT37UYpreObQM8iBTiXI69GjTCKc0uQh+pBN8
8EcQhdK3gzFojLu6pGK/1J1pSo1QtghNAwTC2ap6lk3hJju/nT6yUWiuNh8p6SXvSkGLTs/F+WIW
CRqeH91u5qcXduxFA2vVJy17ymFjaek8vStGeAhzZIe62U6k9QsRuZKU9Z00OGZhgefnFp8ATWaW
0d/xhQh6JxakcUBdAvgJ62Ji4jwm0XM6rZKpCr4966CYsTb8iXMpW2cepHmwpdc7/Ui6Hnr5CxQ+
ZSxrs7qKoXvmrW47UD1TygXxuH1eErSWSSzGqWZ/2gHxAgoAsD7NAN/VhR+KIM8hPAOv97hv3la8
LGJcNDnxvVILp7HH0ySIi46A1HJ7zyRQYyB29KyB23UljI76HDej5Hq+JUJlGh394kkkqfANddyU
efRauLKL0HLt3vyWfg4IS9Vag+1xHtab3SeAn1+4x5u42POZPzBaAdukOvzUAnLScghi0ZL5AJ33
9hdp5zSZumqNQFq2q35wYgsCFM+XnaA9yf9N3mU31GoocdeB/woH6Tw5VK2uDiXuLrcQtcFy0Nsd
dwXbk8AmcDRcTrD+CmWCrZhIYjUS+iTWYvsXL+Ufql0P3//WTKOOakPAItpL0Ni7yhQakdb+j63p
bpQ6H/yBcQEDh5bJVUrQlISVHCjv82MjbVShVgM18N7O3So6u5VBlF6KVHBISX1rVs6m417N0zRB
F/uHO4N+I+pmFqCeJD2kVHabWI2Zf7VKmhN+cyfLKYtJF4u5jd+veozvCi4gTOKJz9QiLZb5g2U/
WfJl82A3tQzj1/YWH6QRtpmGE2DtTTiKd1erv3SMo8k0MnQRqeTC2jeK2Zx5gBp8QE4wPj/JZTCb
yjGqlJ+DVCKIz0oPxqRZTlm1IGkjjukaCRKpEh5Ri6qvn1kGRWf834nHIT8P3rhrtv9hTHyyHj1U
KonD4iaDUd8vxf64UhayndCqamI2jcPiksfQKSFZZ135LFkKSRZMrbMFZHuxNd/TdEeJjbA/tMj8
/ix5E/SGqDm+vyLYctBO9h/nQrjY5Oggonkn/Z6cJlLlHqMDemnwbxAkOQpqVmg+gSD8bbzHz+IU
VHCGtpc/0xkCWcmMPH/K2gC3qRQOF8/wfvxrS+WC13FBrs6tReiTuCYU8607yUlXxwdZGk9DUytR
dBE1hf6Q6ukMdqjXikhTsf2gQAvhm0BgcQxYOe84mTEwjX6YpVS1UROdGyGOLcDxu55hM1lzNAf7
0z8Jrg9Jsv/kV5kOOVyh5djOJnRRShxw5GB/8Cz7ejt/E4FjrgK9rRa8G24EBKH6ZTeHTtKCZ5QT
VuPlcnOH1o+P/h8h7qQK38eV5P1j6aPZlein6Tky/kyLRqMKkn0Wy5k7HlbXrU6HjwFphV+hr2tD
n7YC6W3EVRqgKTRV/I8NL0LSGMOJrx1u1zLXunOYnwr7kn3ncIgNGU5DdhhPjxR2hnCbhL1yNesI
wdFKcDobF57S6Ug76+x+UvotmQQo9vzLbGQ3FYd+1iboKwa5wKKc4dCVGAVFi/oto7BWBTs3cQ8j
JPxxz7/LP4Ts5YzE11suyTaTLi2IY2WpCXwa/Bd5JCF5RPATAQKi1ARijgYbRcVrPn0YmRnG9mhW
qhV8TZrEcAUtmpYmCKgu9Y9qt6UcRTocxsqGNgIilnJUqfpR9812Tb9ThnTGg0qrCtmQZis3Js1B
bgm+4Hp0pzZUWRSSkNhHN9ggnF9y0OMO0mgVo1nJD0HcvKnrVUbOv7HpUNUwZYBNtdNollCx8/Sb
CWA4U67YPgWZd1PUcbO2dtVWOZlx+IZgJQVMGKjLFzh0N+8gpb12yocNm1GrHxcVpWGVkOh6WHZZ
kRBNiDKvBj3UuMFgo9jOhJ+J4ZrSHyaLNpaLRAkO/jCd9vfM1uquS9jGw2AXb/E95aw2c/jL7NF4
ME5dWtjRUt++EojL/UjGDdsn+ExNOL1KiG5TjWeTyxsIAO2nRJUjfPIe8zZ7QWRtj1du+0UwOw0c
mD9p2VCLZlAdBEhzsQV6WO2mh9Cr6ngoUcCMR7ghLYP3YUJ2Zt01cnOl7AmY2S37esm/DO5hT8aM
kqY80UU8lXXK1O9SKaMspcw1FmoKVmwVCsMKwz6ztHODNCePpTof49SruufmMvAmzczJjiYaxpEh
zyQ4N+B1GkknYBbo3wlxW7ID2CMbg7s5XfBwpSXKk8fUew2tq9d00/iJ178hd8ezHE4GPC5VC/4G
IGxXYNCfjOgoYtEDGXnVLdEjWaY+KiImHpp/E6hcEj0IozS4F2IeVBb/kkBFiIDoMQ3mibl+845G
+xgzCU12P/iMv4Wjq8mQVgoONrSxZ8sXRqjyPMntWXIJkyYhNFirnfsl/UfZKIepshzrKowYBASX
zmJa6VJglFIhHd1G1kQsk59oAUeuqDNmX8kFiSsjrjXdXpNlzuCLEqzbJVHIVlLPOthuMp6Z9avS
qzGTzL9N9mI2mOZA8wKxzWJ6zYFd581pAxdvSUMWla2GxV7084yWAofRqTnmQJizjK56G+XJo0Pg
KJB0URYZPyxZOku/BAdF4htF4Z++fKb0mmsL65I5QjvZ9YrhWF2UlbT618GSvMXX6wl2kvOIlp8P
3YaN4R3MM8DzbV1hM6vW2nF4MMyofj0wa8niV9cTX0uJE+TGGg4zWHHgSrTAW32rHgAtuKJCDaE2
+C1x3nr60NSLeaPpQkln2MyHYm9c8btmCh/ljmxG+6kQ15XGqPG44XP+dW1Y7f7QF+KLZaBlnPL7
Jd596nWqxuWZvNGExkKoZascTDZCr79UGuH6k1/feJcAD0mrltefNpnraMJSH88VhlbBpPf5vvv9
YB4MDXDbUWLf1L68heSCz9x1E69+gcL0vuKMtTQj29iIXOkxGnLGq3Qqan0IbfbCBtFMJ1jG3xMF
stTsqI5p3iW2TL/MODOZHyPNx2bD6/aImAD0DPsnUx/NTuaE6IpfLpy31LRDqH8w554x/wTO7BnO
acgEgWGy0CZ+6qe4eTB9yp2VOZjalEXq1v5Fi0t9NeRBnMSXj198rEbVojAATRWB14pQxxX4oum/
kPpTPyPOfCtc8RsednacL7ngIx0iKRV0krMMPceySq7inoFCL0E6UBoFacyFOoHcifsSyxY8EG4l
3Cwf1yhAbw4RID822X9au59T0uDEwFVWeNEIXQZlbdfPuZSdwzMSTCMHxBRtjkYSMCshzMuFpVoV
rMhWMx1y0gelwR+jnfueWsRo2ubbboAS3AuqniuXUbldZYI0QMptrKAjsDL4v4XkVRIDxoswzlFa
xVXZAutZR/yKFsQiJDTWpkygRSBq5ue7LhSEwI2v35ngMlnE2EZWY2J2s3XSy2HUJMRsTI8Nu7c8
ie0imTZYtNa3/b5IzX1hDAhqT2yH0d4LNukr6u0zRUYipvDZOEmQp5Kee6/5uKQbTS3kvsNqZriK
0ykIPsb06QmiQiOlSTCW5swraq4O69A9FHgOjuHDYVfMMKZozHdRNq2e2crxxRGAm7rF/wm6jQq9
albed8ySim6Xuankg/6mNTexunOoM9XlZU4ySjNicgN3mEcCF8JtKzFYkC49nltpBG5PSGzxt4ZE
qvEGSgHDHPj5HgNNtYFlWUMzCix6czZjC/3THiEDqKXiaWVDkIGHm+KVCWZh0yfQ4eTurNo1gmN5
rubmdzzEAs6ObTWHcuCp4mjpItiR1Xsp8m1MmcFcmzUrYkZl25aYaUJWcqjINYX+37Cas1XFlVhM
+E9OwFL1ATxkpJJIFOXBLy4hRTk0pPJuXAfSR6hECMQalaZfRXpOHuxexdOs3IFhTg98lVHjbey9
ZQCi4WigBc8WN1O9ucyuaKHcit4lf4mbpzNHOKx9EvzBU4zIheHIdQ+XeIrnq6DJzxFOjEHsiz8l
+3ZS0EtE6HDHftl4hEdaQ2LtsZKRkr4FVv+c/9YII4l8J8ds4sRkcGBNyuRkngOw/nUKSWfvLGj5
ztgC0mL6ZUD2jPZNdMjuF49KyqJ5foDT77Jn1UPMFf0jlpIrlonU+EBIqiSASWSWKwT0N7qqaxf8
XP80CrYKSY4R2kLgmaBRY+okh+0JJHvuKwjuijItxz6fOtN1AO3YNNdn07W1jhmJIC5+S5HlMb14
hfJL+fI17VqrRGJK84EK5FD5HpYB4w9HxDHVEuREonWolNiVw5xbqctOAUhM9cTgpULpNz8AnJJu
+tfjTgK9xfwZCNiU17gYC9I6MLP670VMSyMJvNDhRj9Xmi+XhEbnCULK89/18N92YW3vUIx2XmPk
up8KJd06DBBT0A7PgNa2T96w/kEan0L8YpnQvNxqJMqT8q7k6nz1zhV3GnQQ3Hf1WzZBqyQ1E1rn
+oGyKtIKe2qTPavbGAbUVe2bKpI3P0nzPkje5UmnOY1HWgX1jlmlftWHiMIwsp8CufHYSLQ/yZrF
E6a3I4YOdu7GwKxrAb0xqh8CsVbMhONzyIR49lu+gd4k7kGHC6qb0f4GnziwvoV8+kukFzqUFEaY
nJMCONIwNsPGmFQmhTjiPHPHKVBNf8/ZP+NFGo2SseyMUQymBjKZiM5DUNXUHPoKEEFXUpP3NeFy
fkLP1zQ61OXeQTg3iLIy4m0Je06rgd/xJ+4CIBmzx4ebcc85MUFbYwgCiSMBrbbvdxiZ8PAPOOwL
y9Cx5ijKesN/EsrHAdis5mkO4i9IL4rWm7nCMmBqBvgGV2v+P+nRhL0gPL+1TfhIoHTKqgUowHKM
lpM7sRWSOKgZn/lbCIjZiZmt4DsK10SUjl946UIDucXTaCmGYdNYLeTgtACV68MhbVRCPAScLM32
jXAZGw0YABZTs3LCQa1Acwz7Rukn9N2MyK02fLf3aXdGMOqpXFq8lFaxW4YAMDFwXN3b5D47m+Nd
mi/UnJeVBJN5QJsVf9HSmYkpyW9MTYjYlrDo66XfdQnGHCCU329y0fIXqnkMe00igFRumm1MGbif
Dm+MGhJdq1/fweIj6j3hvtaAo8mvzaAP/tVOsFmbJtRsl/VhgoYOPv8aIlfmfk8A7xw6J5gXwi9K
6SxuSwtp1xdxnB7AdgJ9aWPXAb9zzZnmmXcEY/F3tt1t2ZSNzRpn/Dwr0R1xKZHG4XjxF8wU3mK7
vbCh0i3nVQ/Kwn4JFATYvVHbaXKFMxLv9Y+gk6zuqMYgUfi50o84q3XLVbLr8C6PayLLHHrZ3KxZ
PxPx8jeZogyohUdcGN3xGvrVNhGkeFsye8E0LM4zZd8YmUitU6F7m9EXJckj5tqcGlxI1xaSIzDn
6H4UK35RuJdS3BvPkeUoVePke53EwuZ4FUxFUktgwnV2GM1bQmzA/5wDX5ez7A54W1T7S0FNiWG4
9Gs1RMEWsX/x+3u9TBFnU9DfDeUdqRJp6gK7R/jxjTY7ogcezDoYj9SjULJhL/P3vOo2rKM9SFVT
boMP8Y5YXsXS/f7KvbZIRn2+ZPBoVFVRsh8P1pAWuk05m2UcmW7R5zavi6K2yCMKXrBaLL3rm7XY
Y8kFTkGlwZh9UGAN4pb56UpDy+uJXhTrL0xQpt8fBlOtuHNpd6WnhySQNpx2BQjeo0x80m7eVV/+
AgyVD9qfo9/d9AzpGBwYlKZ5mTYqiAofb+0e4WaACJ+CUfiKtnM8oTH2CUZsjBgOgAux0uflgC58
DvQxfyqF47cpKE9/zF9Zy3CsMKzV4/QUmXBhS478BcMg874u7Ls5ba0CwEx8fsEzda44I1pLFQeu
BAVbKfp9SX18wW7dn8SLQGLiwvn0f/6/q5JH0GxMtXZVKhHsFkT2JPkLDyTtkIHhQMey0awLjG+L
ZCY211AEbIrtfmZ49r3VAPxRENzEaWq7dPa3vHUzz2vo37GQyBBlnPZBY7WkWSDqu56I3pQSu4vp
aSAC6Zt8nIZkaeXrVPn169DvrJnPvWtlkdztlYFV0/VOYvM0fGzsBbF6+Uhypl+A
`protect end_protected
| mit | a810a305547b2ebfa5a27be0aea8fe96 | 0.94132 | 1.871127 | false | false | false | false |
jpidancet/mips | rtl/cpu_writeback.vhd | 1 | 863 | library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.ALL;
entity cpu_writeback is
port (regwrite : in std_logic;
memtoreg : in std_logic;
aluout : in std_logic_vector(31 downto 0);
readdata : in std_logic_vector(31 downto 0);
writereg : in std_logic_vector(4 downto 0);
writereg_n : out std_logic_vector(4 downto 0);
result_n : out std_logic_vector(31 downto 0);
regwrite_n : out std_logic);
end entity cpu_writeback;
architecture rtl of cpu_writeback is
signal result : std_logic_vector(31 downto 0);
begin
result <= readdata when memtoreg = '1' else
aluout;
writereg_n <= writereg;
result_n <= result;
regwrite_n <= regwrite;
end architecture rtl;
| isc | 84a2a20dc38c401e9ab83b4e714d6106 | 0.597914 | 3.67234 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs_fadd_fmul_fdiv_fsqrt_6_1_1_2.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 6;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 1;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 8;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 1;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 2;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 348451ba02621d1014ec3196af6da8d5 | 0.567707 | 3.729005 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs_float_2AXI.vhd | 1 | 23,540 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 11;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 1;
constant UITOFP_IMPLEMENT : integer := 1;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant MAX_FPU_DELAY : integer := FSQRT_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 4;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 0c49a9ff012230fb962e2df07288356b | 0.568734 | 3.717038 | false | false | false | false |
dtysky/LD3320_AXI | hdl/VOICE.vhd | 1 | 16,919 | library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity VOICE is
port
(
start:in std_logic;
inclk,inclk_n:in std_logic;
init_clk:in std_logic;
init_wea:in std_logic_vector(0 downto 0);
init_addr:in std_logic_vector(5 downto 0);
init_din:in std_logic_vector(15 downto 0);
list_clk:in std_logic;
list_wea:in std_logic_vector(0 downto 0);
list_addr:in std_logic_vector(7 downto 0);
list_din:in std_logic_vector(7 downto 0);
clk_voice:out std_logic;
n_wr,n_cs,n_rd,n_rst:out std_logic:='1';
n_int:in std_logic:='0';
add_en:out std_logic:='0';
data_voice:inout std_logic_vector(7 downto 0);
voice_result:out std_logic_vector(7 downto 0):=x"00";
reco_rqu:in std_logic:='0';
reco_fin:out std_logic:='0';
voice_state:out std_logic_vector(7 downto 0):=x"00";
voice_ram:out std_logic_vector(15 downto 0):=x"0000"
);
end entity;
architecture voicex of VOICE is
component VOICE_ROM_INIT is
PORT
(
clka : IN STD_LOGIC;
wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
addra : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
dina : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
clkb : IN STD_LOGIC;
addrb : IN STD_LOGIC_VECTOR(5 DOWNTO 0);
doutb : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
);
end component;
component LIST is
PORT
(
clka : IN STD_LOGIC;
wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
addra : IN std_logic_vector(7 downto 0);
dina : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
clkb : IN STD_LOGIC;
addrb : IN std_logic_vector(7 downto 0);
doutb : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
);
end component;
component VOICE_DELAY is
port
(
clk:in std_logic;
start:in std_logic:='0';
total:in std_logic_vector(7 downto 0);
finish:out std_logic:='1'
);
end component;
-------------------æ¶éã?0MHz---------------------
signal clk_self,clk_out:std_logic;
-----------------------å¤ä½------------------------
signal reset:std_logic:='0';
--------------------åå§åROM----------------------
signal rom_init_addr:std_logic_vector(5 downto 0):="000000";
signal rom_init_data:std_logic_vector(15 downto 0);
signal rom_en:std_logic:='1';
---------------------å表ROM-----------------------
signal rom_list_addr:std_logic_vector(7 downto 0):=x"00";
signal rom_list_data:std_logic_vector(7 downto 0);
-----------------------延æ¶------------------------
signal delay_start,delay_finish:std_logic:='0';
signal delay_total:std_logic_vector(7 downto 0);
----------------------é
ç½®ç¶æ?----------------------
signal init_done,list_done,all_wait,all_done,all_done_last:std_logic:='0';
----------------------è¯å«ç¶æ?----------------------
signal reco_allow,reco_allow_last,reco_start:std_logic:='0';
signal reco_rqu_last:std_logic:='0';
signal n_int_last:std_logic:='1';
signal add_en_s:std_logic:='1';
begin
voice_state(1)<=start;
voice_state(0)<=reco_rqu;
clk_voice<=inclk_n;
VOICE_ROM_INITX:voice_rom_init
port map
(
clka=>init_clk,
wea=>init_wea,
addra=>init_addr,
dina=>init_din,
clkb=>clk_out,
addrb=>rom_init_addr,
doutb=>rom_init_data
);
VOICE_ROM_LIST:list
port map
(
clka=>list_clk,
wea=>list_wea,
addra=>list_addr,
dina=>list_din,
clkb=>clk_out,
addrb=>rom_list_addr,
doutb=>rom_list_data
);
VOICE_DLLAYX:voice_delay port map(clk=>clk_self,start=>delay_start,finish=>delay_finish,total=>delay_total);
clk_self<=inclk;
clk_out<=inclk_n;
add_en<=add_en_s;
rom_en<='1';
process(clk_self,reset)
variable con_reset:integer range 0 to 127:=0;
variable con_init_start:integer range 0 to 2047:=0;
variable con:integer range 0 to 5:=0;
variable con_total:integer range 0 to 26:=0;
variable con_type:integer range 0 to 31:=0;
variable con_init_fin_start:integer range 0 to 3:=0;
begin
if clk_self'event and clk_self='1' then
voice_state(7)<='1';
--------------------å¤ä½-----------------------
if con_reset=127 then
reset<='1';
end if;
if reset='1' then
con_reset:=0;
reset<='0';
reco_fin<='0';
init_done<='0';
list_done<='0';
all_wait<='0';
all_done<='0';
reco_allow<='0';
rom_init_addr<="000000";
rom_list_addr<="00000000";
con_init_start:=0;
end if;
---------------------åå§å?---------------------
if start='1' then
if con_init_start=2047 then
con_init_start:=2047;
else
con_init_start:=con_init_start+1;
con:=0;
con_type:=0;
con_total:=0;
con_init_fin_start:=0;
end if;
end if;
if con_init_start=500 then
n_rst<='0';
elsif con_init_start=1000 then
n_rst<='1';
elsif con_init_start=1500 then
n_cs<='0';
elsif con_init_start=2000 then
n_cs<='1';
delay_start<='1';
delay_total<=x"5F";
end if;
--------------------åå§å?--------------------
if con_init_start=2047 and init_done='0' and delay_finish='1' then
voice_state(6)<='1';
if con=5 then
con:=0;
elsif con=0 then
if con_total=26 then
init_done<='1';
con:=0;
con_type:=0;
con_total:=0;
else
con:=con+1;
end if;
else
con:=con+1;
end if;
-------------------------------------------------------
if con_total=0 or con_total=2 then
if con=1 then
delay_start<='0';
if con_type=0 then
add_en_s<='1';
data_voice<=x"06";
else
add_en_s<='0';
data_voice<="ZZZZZZZZ";
end if;
elsif con=2 then
n_cs<='0';
elsif con=3 then
if con_type=0 then
n_wr<='0';
else
n_rd<='0';
end if;
elsif con=4 then
if add_en_s='0' then
delay_total<=x"0A";
delay_start<='1';
end if;
if con_type=0 then
n_wr<='1';
else
n_rd<='1';
end if;
elsif con=5 then
n_cs<='1';
if con_type=1 then
con_type:=0;
con_total:=con_total+1;
else
con_type:=con_type+1;
end if;
end if;
-------------------------------------------------------
else
if con=1 then
delay_start<='0';
if con_type=0 then
add_en_s<='1';
data_voice<=rom_init_data(15 downto 8);
else
add_en_s<='0';
data_voice<=rom_init_data(7 downto 0);
rom_init_addr<=rom_init_addr+1;
end if;
elsif con=2 then
n_cs<='0';
elsif con=3 then
n_wr<='0';
elsif con=4 then
n_wr<='1';
delay_total<=x"0A";
delay_start<='1';
elsif con=5 then
n_cs<='1';
if con_type=1 then
con_type:=0;
con_total:=con_total+1;
else
con_type:=con_type+1;
end if;
end if;
end if;
end if;
-------------------å¾
è¯å«å表åå
?---------------
if init_done='1' and list_done='0' and delay_finish='1' then
voice_state(5)<='1';
if con=0 then
delay_start<='0';
con:=con+1;
elsif con=1 then
if con_type=0 then
add_en_s<='1';
data_voice<=x"B2";
con:=con+1;
elsif con_type=10 then
add_en_s<='0';
data_voice<="ZZZZZZZZ";
con:=con+1;
elsif con_type=1 then
if rom_list_data=x"FF" then
con_type:=20;
--list_done<='1';
delay_total<=x"5F";
delay_start<='1';
con:=0;
--con_type:=0;
else
add_en_s<='1';
data_voice<=x"C1";
con:=con+1;
con_type:=2;
end if;
elsif con_type=20 then
add_en_s<='1';
data_voice<=x"BF";
con:=con+1;
elsif con_type=21 then
add_en_s<='0';
data_voice<="ZZZZZZZZ";
con:=con+1;
elsif con_type=2 then
add_en_s<='0';
data_voice<=rom_list_data;
con:=con+1;
con_type:=12;
elsif con_type=12 then
add_en_s<='1';
data_voice<=x"C3";
con:=con+1;
con_type:=13;
elsif con_type=13 then
add_en_s<='0';
data_voice<=x"00";
con:=con+1;
con_type:=14;
elsif con_type=14 then
add_en_s<='1';
data_voice<=x"08";
con:=con+1;
con_type:=15;
elsif con_type=15 then
add_en_s<='0';
data_voice<=x"04";
con:=con+1;
con_type:=16;
elsif con_type=16 then
add_en_s<='1';
data_voice<=x"08";
con:=con+1;
con_type:=17;
elsif con_type=17 then
add_en_s<='0';
data_voice<=x"00";
con:=con+1;
con_type:=3;
elsif con_type=3 then
add_en_s<='1';
data_voice<=x"05";
con:=con+1;
con_type:=11;
rom_list_addr<=rom_list_addr+1;
elsif con_type=4 then
add_en_s<='1';
data_voice<=x"B9";
con:=con+1;
con_type:=5;
rom_list_addr<=rom_list_addr+1;
elsif con_type=5 then
add_en_s<='0';
data_voice<=rom_list_data;
con:=con+1;
con_type:=6;
elsif con_type=6 then
add_en_s<='1';
data_voice<=x"B2";
con:=con+1;
con_type:=7;
elsif con_type=7 then
add_en_s<='0';
data_voice<=x"FF";
con:=con+1;
con_type:=8;
elsif con_type=8 then
add_en_s<='1';
data_voice<=x"37";
con:=con+1;
con_type:=9;
elsif con_type=9 then
add_en_s<='0';
data_voice<=x"04";
con:=con+1;
con_type:=0;
rom_list_addr<=rom_list_addr+1;
elsif con_type=11 then
if rom_list_data=x"FF" then
con_type:=4;
con:=0;
else
add_en_s<='0';
data_voice<=rom_list_data;
rom_list_addr<=rom_list_addr+1;
con:=con+1;
end if;
end if;
elsif con=2 then
n_cs<='0';
con:=con+1;
elsif con=3 then
con:=con+1;
if con_type=10 or con_type=21 then
n_rd<='0';
else
n_wr<='0';
end if;
elsif con=4 then
con:=con+1;
if add_en_s='0' and con_type/=11 then
delay_total<=x"01";
delay_start<='1';
end if;
if con_type=21 or con_type=10 then
n_rd<='1';
else
n_wr<='1';
end if;
elsif con=5 then
n_cs<='1';
con:=0;
if con_type=10 then
voice_ram(15 downto 8)<=data_voice;
voice_ram(5 downto 0)<=rom_init_addr;
if data_voice=x"21" then
con_type:=1;
else
delay_total<=x"0A";
delay_start<='1';
con_type:=0;
con_reset:=con_reset+1;
end if;
elsif con_type=0 then
con_type:=10;
elsif con_type=20 then
con_type:=21;
elsif con_type=21 then
if data_voice=x"31" then
con_type:=0;
list_done<='1';
con:=0;
con_type:=0;
else
reset<='1';
end if;
end if;
end if;
end if;
-------------------------è¯å«åå¤------------------------
reco_rqu_last<=reco_rqu;
if reco_rqu_last='0' and reco_rqu='1' then
reco_start<='1';
end if;
if list_done='1' and all_wait='0' and reco_start='1' and delay_finish='1' then
voice_state(4)<='1';
if con_init_fin_start=3 then
con_init_fin_start:=3;
else
rom_init_addr<="100000";
con_init_fin_start:=con_init_fin_start+1;
end if;
if con_init_fin_start=3 then
if con=5 then
con:=0;
elsif con=0 then
if con_total=5 then
all_wait<='1';
reco_start<='0';
con:=0;
con_type:=0;
con_total:=0;
con_reset:=0;
elsif con_total=0 then
con:=con+1;
else
con:=con+1;
end if;
else
con:=con+1;
end if;
if con=0 then
delay_start<='0';
elsif con=1 then
if con_type=0 then
add_en_s<='1';
data_voice<=rom_init_data(15 downto 8);
else
add_en_s<='0';
data_voice<=rom_init_data(7 downto 0);
rom_init_addr<=rom_init_addr+1;
end if;
elsif con=2 then
n_cs<='0';
elsif con=3 then
n_wr<='0';
elsif con=4 then
n_wr<='1';
if add_en_s='0' then
delay_total<=x"01";
delay_start<='1';
end if;
elsif con=5 then
n_cs<='1';
if con_type=1 then
con_type:=0;
con_total:=con_total+1;
else
con_type:=con_type+1;
end if;
end if;
end if;
end if;
---------------------------è¯å«--------------------------
if all_wait='1' and delay_finish='1' then
voice_state(3)<='1';
if con=5 then
con:=0;
elsif con=0 then
if con_total=7 then
con_total:=0;
con_type:=0;
con:=0;
all_wait<='0';
all_done<='1';
else
con:=con+1;
end if;
else
con:=con+1;
end if;
if con=0 then
delay_start<='0';
elsif con=1 then
if con_type=0 then
add_en_s<='1';
if con_total=0 then
data_voice<=x"B2";
elsif con_total=3 then
data_voice<=x"BF";
else
data_voice<=rom_init_data(15 downto 8);
end if;
else
add_en_s<='0';
if con_total=0 or con_total=3 then
data_voice<="ZZZZZZZZ";
else
data_voice<=rom_init_data(7 downto 0);
rom_init_addr<=rom_init_addr+1;
end if;
end if;
elsif con=2 then
n_cs<='0';
elsif con=3 then
if (con_total=0 or con_total=3) and con_type=1 then
n_rd<='0';
else
n_wr<='0';
end if;
elsif con=4 then
if (con_total=0 or con_total=3) and con_type=1 then
n_rd<='1';
else
n_wr<='1';
end if;
if add_en_s='0' then
if con_total=2 then
delay_total<=x"05";
else
delay_total<=x"01";
end if;
delay_start<='1';
end if;
elsif con=5 then
n_cs<='1';
if con_total=0 and con_type=1 then
if data_voice=x"21" then
con_total:=con_total+1;
else
con_reset:=con_reset+1;
con_total:=0;
end if;
elsif con_total=3 and con_type=1 then
if data_voice=x"31" then
con_total:=con_total+1;
else
reco_fin<='1';
data_voice<=x"FF";
reset<='1';
end if;
elsif con_type=1 then
con_total:=con_total+1;
end if;
if con_type=1 then
con_type:=0;
else
con_type:=con_type+1;
end if;
end if;
end if;
-----------------------è¯å«ç»æ---------------------
if all_done='1' and delay_finish='1' then
n_int_last<=n_int;
if n_int_last='1' and n_int='0' then
reco_allow<='1';
end if;
end if;
reco_allow_last<=reco_allow;
if reco_allow_last='1' and reco_allow='0' then
reco_fin<='0';
end if;
if reco_allow='1' then
voice_state(2)<='1';
if con=5 then
con:=0;
else
con:=con+1;
end if;
if con=0 then
if con_total=6 then
reco_allow<='0';
all_done<='0';
con:=0;
con_type:=0;
con_total:=0;
end if;
elsif con=1 then
if con_type=0 then
add_en_s<='1';
if con_total=0 then
data_voice<=x"29";
elsif con_total=1 then
data_voice<=x"02";
elsif con_total=2 then
data_voice<=x"BF";
elsif con_total=3 then
data_voice<=x"2B";
elsif con_total=4 then
data_voice<=x"BA";
elsif con_total=5 then
data_voice<=x"C5";
end if;
else
add_en_s<='0';
if con_total<2 then
data_voice<=x"00";
else
data_voice<="ZZZZZZZZ";
end if;
end if;
elsif con=2 then
n_cs<='0';
elsif con=3 then
if con_total>1 and con_type=1 then
n_rd<='0';
else
n_wr<='0';
end if;
elsif con=4 then
if con_total>1 and con_type=1 then
n_rd<='1';
else
n_wr<='1';
end if;
elsif con=5 then
n_cs<='1';
if con_type=1 then
con_type:=0;
if con_total<2 then
con_total:=con_total+1;
elsif con_total=2 and data_voice=x"35" then
con_total:=con_total+1;
elsif con_total=3 and data_voice(3)='0' then
con_total:=con_total+1;
elsif con_total=4 then
if data_voice>x"00" and data_voice<x"05" then
con_total:=con_total+1;
else
voice_result<=x"FD";
reco_allow<='0';
reco_fin<='1';
all_done<='0';
con:=0;
con_type:=0;
con_total:=0;
end if;
elsif con_total=5 then
reco_fin<='1';
voice_result<=data_voice;
con_total:=con_total+1;
else
reset<='1';
end if;
else
con_type:=con_type+1;
end if;
end if;
end if;
end if;
end process;
end voicex;
| mit | d3bcf5c2c46b5ab7d8ba1c18f6c97b46 | 0.493824 | 2.778617 | false | false | false | false |
Kinxil/VHDL_Projects | Mandelbrot/Iterator.vhd | 1 | 1,948 | library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library WORK;
use WORK.CONSTANTS.ALL;
use WORK.FUNCTIONS.ALL;
entity Iterator is
Port ( go : in STD_LOGIC;
clock : in STD_LOGIC;
reset : in STD_LOGIC;
x0 : in STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
y0 : in STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
itermax : in std_logic_vector(ITER_RANGE-1 downto 0);
iters : out STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
done : out STD_LOGIC);
end Iterator;
architecture Behavioral of Iterator is
component Calc is
Port( y0 : in STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
x0 : in STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
yi : in STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
xi : in STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
yi1 : out STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
xi1 : out STD_LOGIC_VECTOR (XY_RANGE-1 downto 0));
end component;
signal xi1 : STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
signal yi1 : STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
signal xi : STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
signal yi : STD_LOGIC_VECTOR (XY_RANGE-1 downto 0);
signal cptiters : unsigned(ITER_RANGE-1 downto 0);
signal donestate : STD_LOGIC;
begin
fCalc : Calc
port map(y0=>y0,x0=>x0,yi=>yi,xi=>xi,yi1=>yi1,xi1=>xi1);
process(clock, reset, go, itermax)
begin
if reset='1' then
donestate<='1';
xi<=(others=>'0');
yi<=(others=>'0');
cptiters<=(others=>'0');
elsif rising_edge(clock) then
if ((go='1') and (donestate='1')) then --Start iteration
donestate<='0';
cptiters<=(others=>'0');
xi<=(others=>'0');
yi<=(others=>'0');
elsif((cptiters < unsigned(itermax)) and (SIGNED(mult(xi,xi,FIXED)) + SIGNED(mult(yi,yi,FIXED)) < QUATRE)) then --Still <4
xi<=xi1; --Updating values
yi<=yi1;
cptiters <= cptiters + 1;
else --computing done
donestate <= '1';
end if;
end if;
end process;
iters<=std_logic_vector(cptiters);
done<=donestate;
end Behavioral; | gpl-3.0 | f6dbf84b8358e743e43da55c709d132e | 0.656057 | 2.847953 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fslt_2AXI_4CACHE_WORDS.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 0;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 2;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 8;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 0;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 1;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FADD_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | c01b7c53c7496067714b23f3485464b9 | 0.567707 | 3.729005 | false | false | false | false |
preusser/q27 | src/vhdl/top/xilinx/ml605_queens_uart.vhdl | 1 | 4,783 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
-------------------------------------------------------------------------------
-- This file is part of the Queens@TUD solver suite
-- for enumerating and counting the solutions of an N-Queens Puzzle.
--
-- Copyright (C) 2008-2015
-- Thomas B. Preusser <[email protected]>
-------------------------------------------------------------------------------
-- This design is free software: you can redistribute it and/or modify
-- it under the terms of the GNU Affero General Public License as published
-- by the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU Affero General Public License for more details.
--
-- You should have received a copy of the GNU Affero General Public License
-- along with this design. If not, see <http://www.gnu.org/licenses/>.
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
library PoC;
use PoC.physical.all;
entity ml605_queens_uart is
generic (
N : positive := 27;
L : positive := 2;
SOLVERS : positive := 127;
COUNT_CYCLES : boolean := false;
CLK_FREQ : FREQ := 200 MHz;
CLK_MULA : positive := 6;
CLK_DIVA : positive := 1;
CLK_DIVB : positive := 7;
BAUDRATE : positive := 115200;
SENTINEL : std_logic_vector(7 downto 0) := x"FA" -- Start Byte
);
port (
clk_p : in std_logic;
clk_n : in std_logic;
rx : in std_logic;
tx : out std_logic;
rts_n : in std_logic;
cts_n : out std_logic;
FanControl_PWM : out std_logic
);
end ml605_queens_uart;
library IEEE;
use IEEE.numeric_std.all;
library UNISIM;
use UNISIM.vcomponents.all;
library PoC;
architecture rtl of ml605_queens_uart is
-- Global Control
constant CLK_COMP_FREQ : FREQ := CLK_FREQ * CLK_MULA / CLK_DIVA / CLK_DIVB;
constant CLK_SLOW_FREQ : FREQ := CLK_FREQ * CLK_MULA / CLK_DIVA / 100;
signal clk200 : std_logic; -- 200 MHz Input Clock
signal clk_comp : std_logic; -- Computation Clock
signal clk_slow : std_logic; -- Slow Interface Clock
signal rst : std_logic;
begin
-----------------------------------------------------------------------------
-- Generate Global Controls
blkGlobal: block is
signal clkfb : std_logic; -- Feedback Clock
signal clk_compu : std_logic; -- Unbuffered Synthesized Clock
signal clk_slowu : std_logic; -- Unbuffered Synthesized Clock
begin
clk_in : IBUFGDS
port map(
O => clk200,
I => clk_p,
IB => clk_n
);
pll : MMCM_BASE
generic map (
CLKIN1_PERIOD => to_real(to_time(CLK_FREQ), 1 ns),
CLKFBOUT_MULT_F => real(CLK_MULA),
DIVCLK_DIVIDE => CLK_DIVA,
CLKOUT0_DIVIDE_F => real(CLK_DIVB),
CLKOUT1_DIVIDE => 100,
STARTUP_WAIT => false
)
port map (
CLKIN1 => clk200,
CLKFBIN => clkfb,
RST => '0',
CLKOUT0 => clk_compu,
CLKOUT1 => clk_slowu,
CLKOUT2 => open,
CLKOUT3 => open,
CLKOUT4 => open,
CLKOUT5 => open,
CLKFBOUT => clkfb,
LOCKED => open,
PWRDWN => '0'
);
comp_buf : BUFG
port map (
I => clk_compu,
O => clk_comp
);
slow_buf : BUFH
port map (
I => clk_slowu,
O => clk_slow
);
-- No Reset
rst <= '0';
end block blkGlobal;
-----------------------------------------------------------------------------
-- Fan Control
fan : entity PoC.io_FanControl
generic map (
CLOCK_FREQ => CLK_SLOW_FREQ
)
port map (
Clock => clk_slow,
Reset => '0',
Fan_PWM => FanControl_PWM,
TachoFrequency => open
);
----------------------------------------------------------------------------
-- Solver Chain
chain: entity work.queens_uart
generic map (
N => N,
L => L,
SOLVERS => SOLVERS,
COUNT_CYCLES => COUNT_CYCLES,
CLK_FREQ => integer(to_real(CLK_COMP_FREQ, 1 Hz)),
BAUDRATE => BAUDRATE,
SENTINEL => SENTINEL
)
port map (
clk => clk_comp,
rst => rst,
rx => rx,
tx => tx,
avail => open
);
cts_n <= rts_n;
end rtl;
| agpl-3.0 | 736151bbfc6c3a3f06792d82f8d3da59 | 0.513694 | 4.056828 | false | false | false | false |
dtysky/LD3320_AXI | src/VOICE_ROM_INIT/blk_mem_gen_v8_2/hdl/blk_mem_gen_getinit_pkg.vhd | 2 | 62,911 | `protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
Pzg7faf/CF2xuAUX+iOrqrEWBANKgVSNu2XWomupUAuJZGQ8H4wZa3ZeeYYAZBvjDApA/iQy/qvD
Gtp0Lyi84w==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
cqmCfpvaY78E7RxDVurrd4Sxn71HIk9sWBLz8B7WMlNfcYNMYNDSr7z+MurE5S+nzGHi2hvYf0z8
HW+tNoP6Uq2TJgUzByuGRQa0LBkpVr7AAQNe5bTm6Cv1xZZN4Co23TnjH3p5p36H3fwpdR5arULG
0rz92gbc2dT50B/cOqQ=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
TDgrhiYSx67Z+Ib6pwjTjE4k/9u976gxYeNyJ/Py2eo9TE90IMFk+ME/7uOWwlv/rFl9n5AWkhx7
680aF7P0VOWwNxP2uoUln20F1Vxws516+nO81HHGhNb2ATKU0+zx3P/Pd7ZTCao0RvhJG6E8SeuS
yKOb/nBbDdeHlTP1VFczuF9Q3ENg2u8bsNI4KBwCCLN/k09bvflWIfWYD5+AMUIpmeSzvsnfcUbc
ZtwBhPO6MdEoSUQif4jNcIrNgFC8nnocyNiKsoyPNwep98JQwoxzdWeULoMUNar1/N/c13pykRg5
2wtoCJ9pq3uW7IAe8eZuLs9gVlY0Xvr5k+D+pg==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
zT/Zg7gPbz86Ozlm6iXQMi6IuVxONa+1CIfcEA0g56J6b+BlSsRLn72QDslT8VpchtUHfhLjgO0m
Hmj9FqoLCtx5j3OkfOtM3Fn9ZqvHL4+7FDJ6egD4C4P+r8xbaiLFMvI9dAwaGGF3PXg3gLkkMGfQ
0NkOdQkno80t8nsJWf8=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
oWvxSHixuvqtg7wqLntfqHjhArPZSFese9ZxQCYw3mTyvBs7BZTi3jLw8KcaXj3js6/eNva/GnM8
bEYdiPITeLELKUPDdoiR0TggNyS3hyAFirCw3COi7AMsFaeXtRoLC4Eb0P1BRUJ3bPYCQjS/B9gv
Hl8/e3sH7bqpKUzTxsCLn35yLKaN056Y7bEH4z3i9l49Gu/9kQJwFyffpapdUwb+3rpkRkO2Of3M
wvD+iZDaz8d3GB3Z5D1qZkf0SYuY6fvIA1/7wQxX7BWfwr07QsVfuWvgfdsUQg2vd5GrjUkupCZq
XNNlcCN0wL5rPJl8IrYGF+nPM0YhDjnrUOhuhw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 44832)
`protect data_block
uDGwvT4G8EIwWXeGoAjvlpeGoDe3yAhQ30P9aCtfVqApq3VHZ4rIeMSWkaE7uuEE1BPwxZePgJvT
nh9R9C86eleMKheiF256SOICCPhMAdB2MY59hqp7VpCE5vf620RT9nOLZwCHR4HfuOMPZtGGe8h3
iVhGXHl4e/Qox6gZyEFkWh3WZDsxqQCF8f742Ywrt7Q09P8GK4oTKDNOUiLS33xMCmfRiAzAbtML
8WHmQxepCxXEYxVLhGTnVQld0mOdZ+uB5YxolmQiiWGBvAlWA2eHM2x0cLXbcHgPPXAUqddCQe6p
kFNPvEGoAQ28uBzpiP9m7Pb8XDlPnHYRU611QXe5lpb41t4W2ficvlkm6O8FALr/i2CLFXORhdY1
W/oR4yDm2yKWiE0hweRH7D8habGU6sf6L/xA5QJjcvF4Fc31IysffyBNSARYGK983L782RJJd8cS
Nmjc0Du6LO8cyT9sXzVliKBrW5gPMbMmvgqDT8AamLohqg9/I1vTwf1FzU1RhEkpfRaCO7DASK/L
Nm7kt4/kTsyIeS1BX4BMQWu/m/A88Xw2zQ4Wac6ZaCAPxhY+AQyYFrtW7N99geKnio/8Ub7TE3ht
DIiEBhUzdtJbzKWU2CNvEZ5gYD9faI3y4KHDKqqyycfIlm4u74uRpprhDsyLH9U/dXP4DN01QlOX
ScfMTaq7Ncb+AdDX0FSlolfpZpeI9/3fFDUqQEie7Vay0Ey2XkD382eRZF+pGIm742QBBRPeYEdL
KNSr70sAaNMzRkKFPzX6wsCrRXcUpOsN8UHvpJs6u52osqCYT0vaLpfIh+lt10SEQD6YdXLZ8S3r
wTQlUT0eQhqCCcvb7A83hPCA4SW01iXFUn+VvgaIaUKVRa8uwNDcwJ/BvT7Yk0e7rNHMgakshirc
j6sX1q1EC98ZXZiTb+2pQHQyb6oedVG8YdslSCwjxLr023dPc6RcRMSHPYM+aStU04vEmT7CM9K2
EODG/+TTf8U1FWfDv6+Uj1nnem2NBweba3mRq+IXu5QlyWmHPHyQEHoUqGcqSasFuKaxH+PkfZQ2
RFijSS9UuDwIrR1Xh+GZjw5nVim+DZhOTCEXLOd7R3Hz9aoRglYY8HuQNBY9Al+y+LYVU/f/cYuN
H2UY2QdPSNZIRq5OkbqZucZHrnEaRsHHokXbN271hUqB0AbFAvPqyFw3NHLfbNP7E4y26klXy9LL
C5vYig+UqqiwXG2Q5P/5iibOkkccjt9oVmqpj00SqtSnxmvAyDsO+DHWrtkPB4g7KxYkm/OjZhA2
o8TxElG7ocjT+tZ7JhJivlBhABiI3mVx0wx5YtIG5RMCkBNLfaM9djdorxq97t4I0s6TKZUQSmfI
uSmsJUDmiTB/SPn5MXsG4dAYmpg8OYHOUtCmxc8hRzEXPS1EqC/v62xScjSZAIv3eEs/zMQns3B7
03LJ6w0S/mFx6Pbsy0nJrFk164cIl9Wgl60xyD/oEZrSYCxibNtkuLlWAwV+iuWxqldUmpnBazsw
R4RjGE9K/NHsqQ/3gEzR0COPdHueQ/+r4m8k22DMfeZJFeVw6FnIGLl35jUo9K5RW8UaVR8ZQd1S
BtFLgTZv4jy+IZaU0F8zUAUeb7AVxJI4MQi+QHbbj/I8hfTD2jiXu2mgEkZMA/ZVBUmuN8dKWJHy
StEq8WWq7VwDrh8jmrGaHmVXtRfMmlyuKQO8eJPry1zU8UIONVjPU9JEdPN6KOJZXQLfOb78StP1
P8nf4sscSt/ajxC85aExv961lCvgaMxinB1UUMSLtXiRqBNYJMLFRTFvxDtgLSp2YcaBwd+84Le5
/UrKoeVSzAGynWmpjW41YCBDxtFbJoA7dMilVHENRYNiqAbpqd3zWN1gjm4qgpW8ygaSoxb2qVg+
q8K0sGk4XhDQHAgNwxKFj9XyyjEZCzGV2winT6G8adZ9ZYyMBPQcyRaUSok5OzMIWqDpJNiq9KQi
s4TcZ4i0wstdwKus/y3PGeoezIObWYJerfVABpv+i4iplNuFBIXKHDazWCU4gjDKFlhLhAAr4UaD
tZuqdlLAS0QtALH03q+Jp0sG4C1dL7nh8TLgiRD07pUEldjPSJrHy7s4z+HE0jor5I3WiS38lzy3
p/uktuBaSlU5+o3BpoKhXuDunakUb0kuRxvQj0xdwTgYucn16FmNn3BRzPdDxyDkz3zmgRiZl5gY
sPNmGAX2vMHjYt1xavAU/8RqPGaTBrRDbvgwdh4bvq90DQvze8ckSxuPLkZx9zrC9RdFPMCsH4Mt
6LcTaaoHDhKBEG/sYwo1n/WndnwGyYdqZSwI17DTe0o0YYNpiw6unJFbcWfmXv9tdhkxqrJ0ZL6I
7z/NTgHEtSGbH/+fLFAgfggyDS8nphet5PiZ0hvf+XM3cRfk5yJCqGfBPS1cZ411MoPS9QoLtiDX
h+IDzcBLo+R8pIYdSLCrrhXN04AcBzUahSNUgHgjgvxoA6+oCH4j4goAKwadcg5jVJy1PcsACUMA
UP42vXiPSsE3zuel9+hPA6+QmnIuomkgVW9xoMvbnJiaH7SiCtz8+RtB6QSKCjHn/U9YKysCtIl2
S7SkhumdkRNUsIT5aDTLpqngDOy1VAc1VyJdVVsyI3684FVDl0MZjNT4vecq4s1r/WjXWM1pAA51
U1Hkk+HyJGaHJHVQYIQmFBBQB6P3tp3S2HmD52IxP3M8cIAFFALCPswpG3vZh4VGIJ+ZU+Cwn+pj
Q2ZRzf2qTYHRXTAXaL/8w3xFuqxkMFTFb+wWRg0iu6yXls/KKcwqiFkhNaKxmf3ZPPUk5dYV83Sa
zaWm+rwHs03Q0UKoQcCWoSnwXd3earHm0Bc4obPwQTH9wNi896E4i5JBUhoIg9fQulA0YIzaZa2Q
0Ag7QW70Yso+mHrQrqviyQtBbTESDIcfMn0sy0w12XHapyp2rfjZfIlfvIhIkXpTxHMSR77F0K+k
NErFfnyN/h2eielx0OGgy2zV1nF5JNDkYjmuqi6aA3ZJV/PQPlQMqe2vnDPxfzkFM20mt3DboVY8
SaYFe/5nx6Mz4x3VUKJkrAjiuV0LKO/YC0+5zENe3wm8MxPLARAYp4sXHo4nQo9oZUIIh1qYaiqs
xW2Fz6YawQLXnQgnOFSPqRdbehBX1KkCRx98kUOpjGCUm3p37MC/UPuI60+crjiLwW/M/lGxrz9k
0WQm+wATThBHSxHhTmxQAsisK4VKNO1zCNl39qXxVyaCsqRjgOMN2/d9/8R9eWoXTqewgw49hOZR
VYkh+6Vs8ssrtRH2/ee38lrJoMSfIUYymcWkg6gH5bfwdrBpI/sl1zRVYSm14c5JeWJcTxSekSOd
MN++SZmZX7MqhvG6mitgnFe886pb+OFM5nlq6HUYNB8GKXOWKEWcll6TwaeM2jvZb9SgtBorc6b+
xYxKKEFCla37G+921496Xyl9ckBbtwYuOnghb2SERs/Hjs6FB8X6xpsCNSVyVdR1ED/2qsVeNGNV
Di3OPFcapzvnpNAp3iJIMUCjesvyZyLZsdmu3OxYkI7F2gcTTxgmlZYdnBaPkLeSGgyA/KvjEHDP
uqlhwI2unOzxLLYx2mon/YiN2XhQqbJhduBvFIsPXVVnDmlRNxW5zFhh3vNCU3uTVKTnONP+eySG
+qt5gpPxdU3gklsHvyRXwdelUNPVMrD5WE7t37yo6ruPatNNuILnTbyzGXjn15Yrib012WPwFxL6
pSI3MuFmB49izWDXyKMYl+s3hh6HwQr6nw8UpAKBpgrgXsXtJQYaY9GWz42djFYWKKlfhHh+nXb5
yRELHT2+DTeBEZ0jJDkx7mfWxabwrZAgF34pCJeeNAfR+6sAE2MC4XbwE4g0WkfeLd/AsCCldbAW
8pVBIfdvVPumeZfAB+VbTDvy6uUsuCTKQJ+MIrl9u4n2imAq4+xyGS4QLP8f81zjE5gpQuydepDB
4N9yjJcRQelSIXiWIvkIQedjfOKnQ/IWE5y1mMiz2Au4YjF15gzeihViIEIDNdCqg5IoLRXrgMAG
lLBouoge9jujXd7uC+CPZeqkVzrV3plo+Ni7ctVdJi0Iku9OoD64DDKgjlD1j1yRGYoATx0dRQrY
UqrhDPONTFEnfmoBJKFlJoCoaV+SHQr9grexJPombrnvyKVozLL6kUS9ySE65es3mk2w3b+bBme1
vLeRdiEDxaZT6BktIzHYYaqMfIvmstfK8OO2up+9riF4VRkUdkkRhFMcj8BlUqYfRK538HOK/Bcr
kPeY0zvjYBLt1Oe0NmJmNsjrsaES7DxmdhpV7uHgEfrfOdakMdce9qyJPabgzkghk18EI31jVeRw
LOULsOjG0Pq3iqRVyIxnU3Bm2JHyB8KtGMwcYNttr0tuQK1zvjK/9eR9lpdmbAq9h3zjAjjtyAlz
ugUtARK+I+4wHa1kGThJ4iOZOGAJmfB4Mn0J9fWZdYYkWcIdJqVJYGhciVdqL/LKuHGWptGdZkY/
6R8PBS6yLAfZVQIZHBf9UFAwtSD2d5qG1KuwqpTQJ6Rwfk0Bfg6SttKOpjzhHFB7njvOenoWA86b
o+pWmjI76J7SWL7tF5aN8OMntXlcNMY5kHzx0l4xq1RrpW9COO0KuNt2aE+cQe7N64GLvPkRy0eR
/Qyn6LTULLx4D48jqO7f5H40U+aAvJrKBQP1nItwqMmbueCZOUEoFsMlPnLfHIajXirdND3tNlzQ
DwqT0JJ6PknE2PTO5mM+JD7/PeHw2sXf3LueRlScEQz2lRPBWuzW8m0LVZGBl0qeC4EBHWeteWlB
bCtKxCiSREebBDeDgSdI3JJdV2uinnbNziL/Kl/06O9YWgpwstdQuRDkFYutOTI+XycxKKfcJxot
ZoxRCBWtrXdrQPsNoXPTuH4Ut2WMcHj2PXyqDn4t61YPp2JIBLo3sQGaHJ8d1bEVp+qDAlauLsMj
EKGA6TppdGXOOmYSstAs+4x0ya4kGGhN9XeksTXoUiwfFjzQjJzR3qpCSoFtTWgFuQK2Uo71OGJ4
Z7Kd36tDXP1w/QVLpp6cXtCRx7HVcGN1mq3xWhN83fkwwN0zs7s2+WcNfD3vQ3Ck/U8iperJAVyk
f5wGXIRg5IayBcabG/NSBx6FC9jzpgAjPcY9sHHw/sKEnGnv1RNXfSZWhsE25lXRXNlYRd571u1V
L4HPGO2mDVKPTnoTX3NZbZynxjhx5acrTGOjK+zWysBvrzw+A+zhl8r2b8PGbojXGnLLg3fpIKi3
p73KFVLHoifqmTntCAHuG3PKqZov2ei+v1y9sPkcZUIW9KMGT4EP6Z8OkrA+S82psjQKPb8yeclx
K2mJVcjggorfVi1tIPLkJ4JEw5+CocdsQkVDzu46wCOvVgW6V4vrnSFSM7ZKD3YAYXzgjY2K/a02
pvRDllTBcfI/aeR73DEshSdSnfVu5Ltj5cqP4QCsfneHNaY0ENtm2pBdaFrJzX+f7/COz5S8QMc6
dyeNhZ93E0qDDynRDjQWYbh4DxnZ/C+zNA3k02g0DUnoL8z1ZvIDl19j8hswfBL+A6TEQTGdYnBY
y4kIECmigSwzHWQ1OGZQeLUtyorFQ1RiMh8KveYeDmOoZv9bp8Qy0XZfd2Gq/qH6wFhUnp3QmsU2
tE03bfagBJFOBuzYpcMe5P0We2G2KRIlRGBcW+UaaqDelYBIZBzkDCaaTWpqelOl8GIoPRKdL0RZ
T8hbrHoD3oNxYmaVKEZVc0NlnSHYcWr5u/kaQxaLSpQAlhPYMspca7tDmJOQrgBRNV86PEQ7ESx/
/9EAfShuTdTW0rFef69qw4zHgsMqrhJaVQpZQTpf3rnCUSn5CS5xWbK38vk3tDhCq3zyBbkyTpgk
VRSAWT3wB2ED2QEP365wQgHAz9DQHUVeUp7FxHwF9S8zrsUO4ka62sxKbdtFNyKAQMAgQE9lad2E
T/TZE1YS8wcXx1jIhcjDhUkOP2oaNX7qJg/1K1ePmKZpEXPhoRReZCp7HQBdruVJu5VGcSYvIutD
lWpm+3vR2uS+ie4yM3Ycgy8FsnIj2/tlWtJnr02sC1N+4Jv1+boc9FvRAZcUvlX+fADo/lzs7LJb
nRJDjieLio9oJ2beIlzswd1cw0cIkAsdW7ovsBvlwEFL8x18rpqz61W2H6rGf3UldKuxfaaLcIrL
pdfWXrwBz7XRtqnlZWOOBGYczCIvYxW9C/YSYZUyLb19kfUhAp6yLrbg1t5njE4fbTucl2Aypzff
A9r6UOzkBnsNUpS2Dkax/7dISRovzZqziSgrMOTBa56mNgNNc3WsO2zR27aE7gmCm9RTL8BXYPrt
q3y73c+Om00yKJqU/Gm8fZ4GDcNjpizjY4MJiXHfJ1SSGwt9UFMxlZjqkF+xBo/OSdxLsWe5fp05
oeexNA39Sr1MNXmCx5TbItAbMcxSH/1Ut0KxHTtdXCcUL6lp4fTPacnWVXwIS1foq13UCslPI7n+
cWsUd886poZ9xLt2gk2VXxC7B55N+DtMUAYq0r6PcT0YZSnzXXmWcKrCt3MbFVK1SfUvPNtooQn0
3NVSTLWVWGy21k0uTR9ND5wCJmLfpTC58CLf/jz3KVMYPUNQKKNdZJF64ukIDWj9UYS+1Miql5fj
dnBCDT3kJvvE6V39/2fDl5kowuV5KdB7+44cJpbS9aVSmsmzo212+lP1q1pIO959LmFYDegWhM0U
kf/6LxU4ZSsoJNffss0GsNlPjQETmFnGrBGfBfrlMw5Q5gX4Ocj4KYmXFNo8wp35J76auuRPkPBz
pXdicbwcsvhIS/iq2OKHPA2B03cVYhSx4uWvhQfZOoWIZdvPv7m29ApaeHk4y1lWyA2IJof+c6G4
xqpwrBBiMEmknQJTA77/1ErlIUjqiCKEpTFo27JQ743VsEwdfEnWd2zkxXg1fDzGaz9GPBBvobi9
xHJYS9YzeZHLiO+uWUnF4iyyTARm60s/fqbcWEM+oEhq0TcGt6gCBS5JKmaHNsBN6OfVhaIIdmBo
3AdXfjh6EjK0xpngj40dVOTYC0Dtz7/Ltw6e4jrb9Yj5ziLrA0eyGS0RcfbWFZ1dyZnUUORW6ZT2
fSjxerZxV5zk7XRVxTgsfqRZo1zkE7MWZsmbdHr7w1bHyNBltx4XIiwztguIWxZBy8CoBqryaq4/
wrv45EgQ5ksdhAsb09uWK20WeXbEhh0uzuxgTpOMgTCJV5XR0HPugiqDbTSKTvqvxczIJzMiduFN
OTD9UnsdtvCfXy5+lkC9W3DNz0DgXEUOvTcKYWBc27t9h85fhs8Box3C7yYkvNyXUnKWpk0QmYVE
MvoXNdgjktm4boMANkQYxjXugsZD1PCu7z7k7Vtd0f/L2nCcA2l9z9ctRpVWTGxxp7Gzn2IFi40y
uInffqLArRT6AZz1KrDnSxRqwSjRNYhM0sCRwCLisoO+A/xo0ltboBN/otlVkYf61mYuG/4nnqhX
K2KYyRrKVN0MaOdykGIZrQyd2HmwiUejMmSEF9aqlk81YB2BgJcc9PC1N2gOll/IJuK3h3pt9EOW
G8OPSDWfxmBtJlSAEB3P37IEcLH5nEiysaCv0Mr2luVgP5KeuraEgQjSIenlp3nj86+6vvcmhLbZ
Ch8p02jD1AOVllnpWNNPkSkYogkIQeD2Xi6rf4q80f9Ckcddg2jiF2KhpFlQloci8H8hjeYQEwzr
psX9VMqUON04mpJz6my5X1ofa2H8/qaPHjUcebJOIVFC3jr4N2KdoFcB0S6GHmFlMvalsoUNVOh1
4W+iPEqduFs/dKpduLYMhWZTkknY69S6bbuJLJrCOJz4vKhTsK6eOyJ9yGQb8inMlFggCE/tC3ix
OMZ+qeS4DfE1zgERynrYK/05A1uwaibqDSRmBavPSgwrFbeTpR46CtsC+XRGofp1DGPoWIa3H2ki
6Pvj+ugiSUT7I3Uefof26SHnup57xxXl7DuPo1YP6zF7DoU6dma6sJRcV500hMXUGIfkTRyh54UR
t0+tRNqExixerBCrLN/OTiPTlC1//34sxkN1Yk57x9csucF1VPxuZv2/+q9aUqtSyAJfowsFOvkY
HToaDG7OTvYsPQUlQehFLZuSAeU8IlcztTxJRlmEdUwWglrLm2ZaHmZ+NFQRnGx/+vr0gjQhJyA2
QYONSJ12LU2Dlegwyroar9Hc5BQ6vfD93M2TvNxcXStzb8pdV4UMuW4qP1ehiK9nyTEFh+m/3nOH
+Ivpu4Ch/+EqK3Jbu5cIzPb2hbx5MzS3NHvp8fcmZZbxwJm5I2oMf+tBRzpeCEtN/Gzh9Whe8TBM
LGAR+xQpvn4BQhhxZ4AA+kYXKkrsmcUwv2Pj7rRZeJcFQpjDOS7gzalzWFwW2bzOxL6nrHhAAhZo
PKp46bAVpLdf91z70EDT21yucFBWdWg9zMSVSf7FpFQHQxwOPx+iQixOYkdCGpZ6rNlGLafyc1pP
i+MHX53xYqutdhh7F7F4eSF+jbN13wmwOhd0St2Vnmg7RZ18fokFX9bTJpFW7OyTV+2ns3g7juIz
ubaePkW+CuOkWgUhJxFoEQ+TVkEvAAce76kQfO5vj8LQ1DshYxBP51R0EFR8iGe3U6vciZ+d5zm+
CahMC5CDCspE8HlOtnIva4L0r2CsZSb7SOkyjcb7bLUjcBMqBQ0ddlazKez/T9Kd0CzMcE2WLGIX
8tgGxsTUmEEJ3FF36Z4KZPlgS1YboQmpnnQ3ZA99R7uXoFyOSSZjjvlo3I6GKyw0bgcZMoaxXBPa
b+THshvu+x8sDQhOjY2ZmP8nY4mPYOP6UYkbP2gt76Ue3wZtFUBVFD37+/l2b1Xv+eCldFpE7mqV
zpuw72+2kcJf9eF0S6YFJ6eJFfi74r8dpPUWiPO2gQLgWYuZu+4MqigdFDeON8GyhokbRCSK78El
tuD2abpxyhzqYAOtXbqm9/oeYLjMNRh5rgNKVDK+2Ida57IAvT4V3GT2cRWKhjCqq0/qwACDSi9z
iwgDOhuhbfWCu1Ko7YKJX5hbck9yS5colSAImdmCQCfM6clwQuyCvrr6SeNCzxIgdwQRoCEAhpbn
E9ddj2lXFr3ILsi9KXGpcJouUfL36IyKZz2D19RAgS0fJaYtfFcsy8cRNrzRGdxlc1R0ZZlab/Kc
l/EC3m0iucCihsE9DLbvUf6eoQQEtsKPcpoD7EB/gUxSPPJaLxAswu+bH8kvwbPIDABBLP/ec7MD
Dnw+poe5Z+vfDSwAuZY03+/0Xu0rzpQJaRlemdJyLMf5w6FHoysBhrIyQUgTqVMmqHw+qLehogOF
HZTh0b20Wo7cucByz2dm/PGKfuxfnEag/9PGcZje1xPccbg1m25J+BQ5/hooAc2jEhvbQumAqDXJ
7aZ0mXKw3NF2qePaZBC1NIYjdOYfT3GYgT1S319HG9548CYW8vUYd8xIPBFaj1I3Avk1DNQ/oN+e
PlFcTtZ8ggj/pRCp4var7/wM6Nkx+q8sm0MpMOvSV3l6zbV/d87uXWKWcB9PEWgW2ENy6GravIkj
9hwICvc2A2G0AXIZUWaoIUPaL8wbzN9zYLp6qaEIObxZEOlEj4dPxXJnykg9I1E8QjDR4Vj9miJi
noBRQVDuGXIbE3JsOUnexPfV7b975okGEefpl8Nv9OG4UVNHr45O+pnW9RL/aiF7CRCCZkCfjawF
WDXpFlOE+yOzIP0Sfmu5DKFhDBJemRF2JsY5g7AOUQvXr2tgDyVmN9Ud+nHhP6qo0cfBsu7FPyVO
q6kA+vU+Z27d5CcBLGF6diKz4dIqk4otB4ExGQskKFmtm6/sGiVajVP7YMgLxWdFqNW7vTffLUQG
MoXZjK4UlDuAGsk8E+PJjXy0jo6lEUg4pDt85lPgvyq55kFJ8HYahzCYXMDSgtrUT74KTtb/3JZL
gqfLxQssyLiOws2LBQ5jG6cd+NKHcKSRYLJm+QHGR2Iub1y1f6bTxu3AFxr0ccYmJr7uwSUwTL8g
4VKMRJZJRcQoUosekSckty+M8fVja3ieRq8yt/9++VNlq6A/DjsyzT9EGUsxoQ5jUv/oFbDRD0tU
j01GflK2vL494xWNwk2MABV663xw7BF+dMAqP4acIPywc03NuYpaSPa5R9DWeEdF8y3fKa5Aue/P
WuPWdz0WrqmShhNUT5e4AlpXZ4RQXoMvp2a2b8b05ITl41cWQKZ+HKPYYRKRPt3IErd6EQeIcqVP
KfZtinwzY+cvrVBFxzyHgKKtG/hwrGMvFYrj1KmQQs7PTVZQ2dud1IQkuUHjlftwOAocVc8Kr0/C
Gsy1kbe0weTAJolZQl4Wt60yM5hLlc6NdGjHnlWtie+BpA/At74yS/zRP+8SBYd4AiGvtAV4gF/W
bwLBoJVeU385AiyDombud+awoP09Kxl1TJYfnxRvp0m5YSVUCeVth9KqgqtUPFAsjMsRl6dEndgw
T8WqilPveScI+Rkua9o7Mqsh30HWiJWBEhtVsyKPZ97sjWnLUAhOMF2ykpX7DcWAK3raJ9PA9fUi
IkbRUroFauon4yZsKmwVNqGHMadDHeKzwkwcdvmmoM9pfRi/MLmjQNCOnGTj1n1j2jIAOkltIUIt
xMY+Dtgx9FnWuTLApjiOAqtf5/k66SE6b6MzuBEte0NrdHY1yst6uhVmn7+9Fr5CSsaSjiEuQFqw
67dLhOUweygkn8N/sQ/lJVEo8loS/tSC1KvPDMipxRca1IA55XEm0x6K9tz8PMb/7Hdrmtp4zOJy
AWAAtrB9k7aQQjl3nb6NjulrZubh5DFO/FBROKAeBWcI3ZLOyX+CC1SJuU72Yp7VvLhuxzKpI+9R
fWgJJ5r2lUlw2h77Y4+YMGYrIU5Oc/fOl3nXKCX+JlE3mCAit+mqUenuMxLjIqe0gpQzBKs+Aswn
iGe5hCkaL2Y/iaE+HiAuIjdJ1D9wfVpe1HpRsIdCZyoWgI8ekpHbObgq97jfAneqEmi9yuNvKR5z
2SZCDeprbl7yQfKF+rxZcN33QVM4E6EEH9BcMYpIA7gWArH3+2mIFwusQFdXwdyrLodakHE1RgTb
9vtSKJEWaRk4SBmRWGY2/knS11jRG+iJ89xqjfC9LjwFje/EbAX3wprfrau+CgembrwF0nJZwNmJ
3ynhUN661GrQBFc33api/5Gi/bvEh2Rlk7v+vBVK6GwEo4iVwwozESm3dFMQuCNHTvbF4XLLz0PX
0uAQGZMKBbPgZVthtqfy2N9cfQr4jRvbB4OqqCbUTKut/NPazlRo6wgO2xgMYzKGv0aSqhaJBuLY
ETV2cS5uzeG/R2pXAR7RgBBowpTi7hH/A9DxG1xzJzkfbpmUPrzV9BYLvp5vfqmn944EgGAOLrmQ
EOsZMT7KQ75w0Z+PBLaxS4mqBqp8B5hhAI9PrnbxShBGdmVwluj5f5mnavhFEPJfsGRn/qfqYmKz
DkaEJHbq0LJdDbyERG5gzszmOh14XOGPQF9h+ySFEa9HaixQ3sGJ1Vur6WM8FTB99d6b7/uUZ5aE
HIMBmh6B++gMnPWpp2ngAvHr42VkpGre1Yab8hCCEvj3HJrTX6iyqfQNF53A0JrtsiKIp7dmkRZc
GuggBTeo8RRoM7P49vhyWlm0srVa8MyWMpkx4Kj+1I6w5ZTM3agPQdCDbAvzrpxCkw8ywai4e0iX
Wm0XHR1xiHEZeBiE7pV2CMrxuXb4y0F+ax78xXTfy3ATMY5mHZs2cHX95eqTrBKLdPJ4c4BKSaHN
KIBk6N0+mPn1if7PjXB5aYWT02dPBhP6QV2eSsnFM6aKyIEqqAxTUlh8p2cRXwQZMRBTfLTC8sXN
gI9sdz7Xf9HRBc1qSYjKTVzOWPNSpLxzn6AKEsSidFx5iJGMo5vc3ob1sMM2+aDjA0dXej7u637C
Put0t8R7li2LZ0mHQb8yc8YLHnHtj+8y6AcF8LvPZGYF6o5j+D0VwGnEJ1KJhVVlrk597GPDJWmT
lHLYMTAbvzkYSav/kKKwwnHDdw2HQyImMwD3L9Ugzh6xLlg045+5tDQYD96KH/XY92DS7a3srH+U
EKSC+zTi7i5Qj5DVvKk45Dv4dNb9VIYkZqBJdfjBTgjTaAdFqprhKTfaTREaeaVnIdJS0qsvpg4C
8PkXNRz6M575f9hkZ4l5K93aYSKlDYhI09ZA9fQe4LyGaIKbl2vq8rTclFUSuvHYFbVbtt4eXj/e
+P68kCdfVc/lUepcMtOoxNbH3DtKBbDWCYPkszmcCH4p2OYIzRYT8RbtVm4iJPSCFjYBa7vVEM41
815t/JXiEUFqxJ8oTTSrlq/Z50UDxNizXO0fnWCCJikA6gXDGgc4+0IMpk7kmQBSuBEsxwT0EWoo
jwUn/TH12UTEAx+Zun1j68suWNsSXkl3yAkvnIbbBF27wPYPS7dehFLJJAoZjOGEpl4ZVhjW351Y
LOlVjPBxA5YGYZw3vz6k7hiZENWeF+oX1+w6RKGp/c5kQ3symbxeOrgoNJFiIbXENd91JpTlUadN
ukKx0CuOZSvNWEhXHStQrFoZJ9HoAziRj0TcAnupDQJBUnTtu1F701VZVgxVgHMfsMvzQUIdm/PE
hAp/AjilIc6lFH7nhvuw+34F3DlWL9oqVLtB9TbdJxD1P9NvG2Zyj5nh9M9rvDqnO3wuKfJI6D0O
Z+1oRzoa1fB4dTq7tT3ZkLQEspYT5UeDwoMLr3slCC7s24R4r6uGwq77rreNdVr0ZOPBme8F/gN2
8Y2tNtMli1DboMrgS8r4WUeqO03ZYCbXFR3zlTYWh4glUmkYFJnH4wVTqU5Tb42hhvNj5B++NfQz
kwBff4OiOonCzOqqZy+fuACyzD9D/oRAoDTUg3oY5IJ7KRtj8loKNZAXijYbpKU7iwkB8I//Pcns
O26FM2xpL5tcQ38vthRkF6+GNsBNMHFRMonNLxwotaMoDj8/9e4W8hRpbAcftQCrH7wjqVjGSvKt
MiDPqsBS9+dp44ee+l3NuUVykLRzXO5xdy7FMM5ZpTNEjGOuCcy9O7R0gFQTEtRs2fJaXLtsCQWM
TmKMHdgeDAj8Q3h1ha0YyUeN1XfKjqW2rWKkPJcfzbxry1OGmND8O+9BJ0PfYViQ6bJPEHXW/A5c
rAou0vTjVRrJvfq0MJhfDTzM9/3ahhFt71MUKTYeeHSSKzQPHdDa7coxle4bSet/EIAJUFkLtLt6
B1YQOeVmCwvnvGGn4TCmm6o0f7HrGAUucQDuyS1OG6b5z9HLgBHRoRMaOppftsTx5WMXOg80/yp0
zUcpdlotCJYV2AD6cv2+Z5Ah8yaNDTWfYoZHmRMfNDqPzqY6dNpCCRoXi5W7uzfBel2CxEF6Nlgp
c6ZRK9raa8J1Tw7L5/LhQlAK2YMC8G9UQEbOxETQnBL+rKNWppemv+UtLFIjvCDQnGp4bD+8VIEo
EDs5gwAV4VgdzdhzsBlwNEERGFiFQbpHoSgGQvZSrWHTcKab0QeOg8qXjZJSMAHSd21pGEg+HdwG
COmGoXf2L/BTJuTn8vp8ST2UEEvKQxvESbyLGiDJQgibAMNiXVGPFH/0ZVYa5UqrlFeva87Os8xY
hnBj5dVmVhQKMGi5KPYvXtrAXkCSCJHHcDdBcdsMt7FNlzo7qyLM9cVOq+XV50ZQLcIMWpTSXxBu
jKr+jXqhjLHk2ZxuL8V2NMQRhMEWKWs80LoeuHkvbSpIOO7G56d1D7Lj7PUQbwsA7946xbG9xvgx
ArvxFv0rDgY9q8lEfxi63YxSfemyHwS407IiUNRTTMAfvhr+fsdIMQJB2/d/Ma5i5IeCwrCw2tgI
HAuEqLWaIOv0ef/j/BdaZnX4XQhgd4AwDTdwO8+fMAwn8sPPJLoJdJAWP+HkWgdM1B+/GFp/FzjW
h+XbYbO0XmZrxev9I/BHMA5kGcXmQ4NbILdsy26ielPBDE1rQa7O4ylZJtqZXU2TMIZ7cBKpCZLy
WdljhTyscjl40aU7A9aKn6EoDfkyTz6TujWiMzPWU5LyL0iwDK4QCxQWP0YPr8i+/6eYCuINZWbF
4yprlheuPY6jSTa+eqW0rn3X+h3LJBy+sMzCwWFJQjYi+sS+B8OTr/5gXrWSrCz8et3AaRPWFsPm
ZMSCz1MN7lezZ8cYlT5ladh9fmVNx0xMx6Iaza4lSKOndYviFCT7tKiDTK4e+hyKmst9TTbPJ32f
+yquiIzZfaRoLKZcKGm5Fsyh/C+XPhmhNLro4QQw59R6OH8E206ngKXAAm6/XaZ8s8ZE2wFrs5kB
DQNxHNKJrCISqq1ZM7FJoqcKc+PNokz9J4RZKVWOIYnh0cPibTWItD4PbiGFmgeCDoFykvQbCn7X
dk8vgwKAqcxokpOj445lM1GBXzvHXd1vOJLJNAmkxZCLU+Hr5QBXvzTkQj6KU/bzNagaye854wVC
z+796i9TOWctzTzrQqvWukrnnWUSh77Q5aXwFQNDIOo0QZZCaMkpyTK5PvxqG7MdNfu86bvhQ0jz
+UhDL5EvbnaHzD374XFBhl22/L9v1wGF22Y4tO+ygdf8SfmDgZR46DuW32g5C9QoioErAXgYpEaS
sNSdukssLxjn1mRA8UAF00+20DNiIzZqYAvo+We7fm0IErzjbtpBSnufMvmJtRmQ58WkQ3brOLq9
L4L6tC53FEdh+jYttKZEHt9JjDQY7wjTG7LvIdMCX3SSu/TcwLfUW9W9gQf3vDChfTcNNoIgVXO/
pqhedq5Xt1VLfgONQrU94hIkUbhckinq0Fu9v3JRUxFZqR9XoJjMnYKUX9Hbdq4TlNaSdpgcrDip
CNvVv+FghaGR6qwwl5/umWwutNub+2TvNEMrbhTFOUzhcVRowfjtL4Td6rVfADg2XrS9v2V+oWjq
qXNOKHJpaW1ciouoXKWlpiT0EiyA2ed6YOho4Du0Bi92NUMHLsXCTkSqKiFWGfabdU5xDpJ9lxcz
gKu5XcbGLikon3/cgtJ2sflD+whzXfpi8fmEXI7Nv+02M3EJ84HhJ7Ph5RtRBQYw4Zsg/eBNEFlf
mm9325pkQkzSLGumRjR91efjstv+pkfjtM+OQjU/YeBNMlS787fcoW0+Daf1cOoldlDL9ZJsemZv
T6T3ul5G4ufl75OP+FvglnTv8GS3bQU2NfE9xXcmQel+GgOl3D6oH0g+VF/T+F3QnQwjLHcFvM7M
G78LeoA3k16aKfIwN68zk/a3qhLVq+rUdHPw54UIXdFAfb8ibt3l1DwAjbwq6o6XGjfp8DQTRnjg
wXHRVMJB3Zj6G3nPNXgLsDZ/70VG0U/KzQCiVSdf+1PASt2E96IjOpGrwdFicfiPzDycmsdJ5Eg/
TTe3kJeH0VBTxEoRurPhPqGJb4sz93h2DrAJlwjVDMOmFFmqGXzb5+JhjxIC77+wZnX8Hy51L6bq
44dc0YRpZdWfclg6alu602QqauJtrc1q+m2bGQhFOr3IicbmsB7pBLNAtmLbjarxWSRBiH+l64+e
F6bONiZkKu8QHMknaymlK7TkXZ7YFVizhxZrb8lbSS2nLd7TdR3q6q3Ob9yr0b/6oYWPlgjWfAH0
qNh/7A19QCpefKDNdeypfKjBy5PiVw+9NhB+bA+Wdlq2CzAnzrCfptUrj1XuNpjEnQshC2y8sEFT
y3bXyNgd0wyp2t/vcXvq3t8QE2PhgZGEPkNrbFRua0j843ZEEAKv6lWt6phIXqkacxrWtViD9Isw
iLm5Z3VX9Ye46++QiubYPs/n/OG6rx0kU9t+nXSH3q4tEag1aadBEIygUfRmBuXFvSi6GNJA5u8w
xpHIilhPKeCd1gZZMdt/iYeUW0Xbe+CwYGL91Tf387p81d3pNGtv9eMi6raspR2FRKSSKAxOuCPm
q74s1G9JgleGPt7qkNLoKKeR/nzpc+1Bw0iDLgS69WEgajhLXPF0gYPWlQdTzg5xnGBXFJT51ump
ZMpkkWXzDPy9kEYauW03hDjtkjTHLe5evhZuGAZrgELaP7hsVKJiAkVx7LIAJfkHkT7JPM7TwrVX
hiK5IjAiJOZHAIfu9LDfiP/cUyy9DzogGQKOJnWSm1DwZ9V3ieZCmTchv+V80sKhJyapVz9SrimA
fF46+MV9JV9fTRr4M9YfkwL0zsrnV02tqtOocBKYBEQV26nXRRbaIdZzfzAdHbql9sc4eCd6QRau
UXW+9/lnkvb53ghTpk/YW1MURc+OwKBuK9uue8zn1mJ64cMSYIwo3f4ydMalkSufSERmhcphsdDZ
EEG/fcEYgQqEqRaAnq/94iJAW0+QdVp9P15Xe127Ojd87tHq5npBlT4Ld6v4+QFFDkX0o9DJhFb7
GxWc9tJWL5LrREGMxSAB6EXdu8ygX5YLC/XoZFcEF4wvVLKT+SYcJB1hasQ3NklES+o2CH/hC/26
sCIvsm713ayJrEaNZsb61tQPBO2U+JDzy7vV6mnBnU03I7TwuFHQwu6IUzcfQ36ue9ki6NIeeLVg
1PbvbWwyWLt/1WbveDLKheVdyriDJz32OrhjW/GcAy4Ao4ft2H90LNwrdkxGQczcCjm/0ughda1o
0bDInBFKYx62FSKx3xKeaEz3YoD+99JSLrMj2rYfRKCpkykmD2ydmMt37uGtOamsK6CUnZ/iIOgg
hpv6BiLIVckA0Dd9BCRrG2OEmdU7CG08842nL2qUscg2R92ZG1hoLdjQDfq1FM9/bWMrdoaWEdzc
zzgzuHujZOQ66Iwc42hm40Ibl+tydIUVGsmUty4wyZUOmEU0A51ULCiAQelPVnnBiqCstXc5N+ak
vmWO9MgheUf9MuNZ3OOrqXk77sSvRyfEUWeI7DZRo5lBYKdLP4HtFF1mnwXzk+yRv21dsp3lFvMX
lbEAkmkcA1YppDFXWWBENxoXoFbta2agFWBAibJD12ljub1v7i8Pzomi5lGP/UPe54ArOLzjRubx
bIUgm76snO8QuorK6jjANVOWSKtoJEbGJY51mr/bvtAt6LOGEf1AnZyhQtNngad3NRgWq/QScbyf
bXaCjQFh0sgGmpNn10VJG9nizfa8UPESkmVjQC3/ZaKyqQiCFEOU6kB8E3Ev7/4upmEFjwTiEmBX
x+3RWznNxUwKioldy/hTuo2RXSMShkeW3a8WUbABhNj9khL7sf15MyR+/snVfCFdErR7yEkVeVX1
2r2AdDb+1zb9IcSgA9uMWRyWnkYYTAAizBmbvK9aHzSlNFleSfiwSGhnczFlVgkgbe+/XdafNTH1
o2zq+a6tWWD2gAwECZpSYOLir+FAIorifT214vtHPVA0wR5iIaWNkZk8ebrNU+/WrTHj+PoVPpOP
hz4itG+hX0NwPsUUe1E5eqXFJkVcDM3xrufP2mVGIj8fMGdhlkbelIKmJvVXw+ZdZt0wu8zE3Nai
43Hj9p+DjabfjDbVipxVk5mAmoJMZ7dqFz3hdRhJmbuGf17fzzLt2wR0FyBb7TlCNCLMYm2rIm+y
g0/F/G7c7AhtHH3AxGy4Jz6A3rjxFYePEl1eYuaIE/gZdNHZzuuBTk1n8Ut25lRa2mFhsPdQUImc
OWRvxcZCkwVmcsihasHWbtUNmCuYRr8tLDPnjaoSCG4O/HneaGzzl2DrOBLWy7+gBFZoH6SwAiAg
0myq7srLRHpQ4mVaSuv3nml4Fw8B53HZDFP49glESq/cxJkIs2r8ismoc6f6jf1+OISfXRNiUowV
CoF2pCAtLDWLF995SIwkaI2EX/xzrU4VWdjtx64vfuDeWDmuYcrnSVqDWnfC/ULhlkz4Lwf+Zok5
zPt5bUqWabj+BbtGrZtCg6UGD+hVVN74jiiVn6Gan8/mHgHP1ZyTxujJIn8ccIU+wmLIb7jYtx+r
u1fherl9WM4e7e4msgliYp3Fvu6KpdqjMhJuBK889xxqQkQQUvSOggTaOLIhItDAP6H15bUsBe92
YB5eh3I965yQ/uAUhjrVdZ/Qk4TTyeLrejCUP1ODIgigRI9N9BW64YMe+lEdhQWXRUQI3XLTDyK/
IIbErRAlTjWDCsfdpEck8jxbWElJbo5vz5ImmsjkjjhGA0A/fCQJWluSncOz8ahgUG0WgWmQHfdx
QZpgyMeIq8bzK3Xl6N8iwfox7hD2dpD01037qeJMka7n8/fVpLZLJ4P6ecGnO/+/L0hKOkfMG2JM
KVh081rNdRgF8mAnlao8j+YqYNphKdV2GXQWxnxIeStBMNxiVu60/qMrWPID2iHaEMQtIU1sgZ7W
icjTt1PBUcDARAbsw+0FanRSMGk/ThOzM9x7naHEanpUYerghsuQgFkFJXIaRY0IASQHFUexRvAs
jAK6vrRzPKdOp7+NGGA54d2xqxLsUiOGUnZ3/6P5YMhn+uEFiCLer91ETahhLtvvLRqyP0U/Qdh5
atFIwrYCISOhyJHl57KJl78kdrssJ01Mo6ynewlJLn1hyFPSvsdLJkzfNdRVz9XRfyHOWWzdsOuF
BWdWfobvzCcxXtaFLxqhoIfTXtLVhVI1KUzHqk3XhmwoKrbHKmu/Zw3lSlKeyqJwxSNq/J4G7xAH
+zlqKyTb+jSmr0u34TTlPzWn4LGL5H9cLNpl+XCp84/MHX/ULKsh9SCaR1iK0JkG/UKu1gVC/oHX
65soLl4LKGtbeRsKSUQFl9Ldye1AYtv7pRH6Hp6rVrPY4b5lXUVh8ZSP3HlmSN/JFBAqD54tR6UR
4TFlbV4JMpURS2FT750YziPjSXNR+J7Ht5JsovKXG2prwdEBjA9/uPFJcAce514mkKzfJaiHOf67
taTAVNhJLn72Y2DqBjvvWp0wjeba28D0Zo0zeleadpKXBIUZdsuEHCqYRvK9m1BcZ/1igdwJjDXQ
Ir3N4iGqFJQFMHtWnOcsdRJIRV67+fsprAEjRW0IzrW+FZrJdrdAAPLc9MSqewn2aeSapBeYQVHo
yG/VqHH6aMozx6Tefu82xit+8FhieRblLBeeCcU19Qg5SjfTQVoLdZCneFPTyxzj6i05L4hNysh2
av0bf+V/cSrkkZmRPiVc2wC8GJCinkdCEgd4ZeYXnxmZNcJhI3azHTWSTJG8DUCNzK2kSxeIfXqP
fnNaMHldv3ke7O3ODe1+TU9F3V4YYuktqyrZ5BYEfLzAuXDnXAv6KZ7NVLMEZRWphb68LYU6OMnR
TpjN8MyU+USy7kpbJlfWgg6PBX5U6QQ+QNqxHXtp3j/Vsb+USnKIR1kEwQBldR2qyYGQ9iAcS8/I
QLbsZGhAcsH+UyrfE9wN3W0c+wY+9gWlmLsNT8Np4coQegfyUhEeeHrHk95OYOQdQc/N3AoeJnzg
A3r6fjUErTDFXTKBZsPNzXhyoEDktkJ6wyDG95t1sVE1fURmir7lQbU0qSFkcP0fJmmVeD4v9uOz
/bFvVuXRJGDajCOIC5y1I51dcq6o622WDXy0kZZ7g/PdMYzYRC0f7BsRy9Lz0YGMxSw23i0sVDp4
j29L3wroCDpBMZqWuOS+aR4Ge6NzBIupFo5C7q1gNnfzYSNizhLmgl+GccOsbIP2QRdBnT4/Eo9U
7BTlOhe+5C2q/Cf3vsenArSiLMZA6SwEPiGSOtBAyGsuK2RaB27viqvPaSTQpHodSyD2RCJbbR/T
7hRh3hV8G+KerrahLJgecerOUEWkJJcS+a19fH9Y/t8o0oqHa49OAD8JgcU2EtR0UxtEo3TKriU2
odmoOtOTpxTjXE72/+gi4tyCuzaYSPsjUpqThn2NjvtX7rz23HXqCczVso5PeDkN9dbxs+VqGmtb
pwjBwCeGlr2R0ps5F7t1Atr46HZAse3pqsylpj9UNaQjwGE8HcsvWGO7FOOkJSJP3U5lBxgliPbG
I8wX7fcxP4rVOw4W5E/u/yhZYlegPvbixHgtfoKn77+4Gwo14E+BlkPDKz2vmegLvD8IZXcTlvpI
hAiUVHIT3/ggpSg7GXiRRXmF4f5rI7JPj+yliIXV9GgThj5QRa7fneNA3GNcrNA3ZmwvOUoGBXOx
Cgs+ofiO5Lrot+okKoxPHozOifH9bEySbmuZkiy5L0KClf+Z4f49iStV8eoJm/nXZrAv+nc9sCe7
QUvCa2LMcHAoK7Z0l6DM1lhF59ZEZN8qff6GJ0wHQ+8mjz89RuquibKPA7Gy0N4VpD7kpf6L1B7g
nIDp1E5Ii1KDqbSspqOttZDppFfir4sxWyXHZ+HYHyXUNKXaBQkVG/MA71Uj9gSxiyhPm1XgbXMi
vq7n3NMuy2wNWWNeGJu7AwkEZ0HxA4rTtA6FOMX4EL5fdqCOjbLl3AzluQ11Bl578v5gFseqdp1e
Y6jaVNDBo25wSjzJaJ04nNCMcbydyFHAT8kaurdUXH0INmF23iH2e/W0oDYu4dSSmntFPf+OvSUO
m7kvBEGK2nVLgrRCV0T8MHWYed70Nu3R3gzL3sb1JFVVTZ9UqZE3W1V5NCCVSTNOOhibWgX/RQa7
MGZvL/gylbKsQo31tuqibUwMPiEPL5gDj6cqB79SxlbyvOrZYB5S3cLjf16EJBv18LACSVq/uqZb
LyAgYKUWUz59htQbjOPVHL+xtnnnOVo0KW9OmZcmDl1MOdMKIofzpwaDIq15N/+eGfZ1hL8oau5l
Fru3yqJaO2T0Nm7kixUP0QbjPTSGZmJIwljlsx6NCoP9et4a1+iDP4rZarl+ylfBkQfRTzg5d+xW
C9s4euwXD5eSwZYFpZtm6Go3ZBGn1mpU9XDPdBBRFlQOCWcKPS6L0Ax4qSnscqXwqxtNqsaczbGD
haECP2wgDKuFrJ1Bp/zBI+QzdfVm66WNWeJvK0mMYE40NLk7UjGQJu31ujZ0YecoKqJM+tGE2FQD
hb8VhLmyvs7d0W7YqNyFeeJ8nz9bm5CjzqN/mTNvdRotFCe28Zey94j9oP/+MauAdhjV+rdcEwFc
yCMYE+2DapDQHfc4XwhZPvInKQtlEOMMEBhuTLCg8ag5rjvUdBvgcI07EhacZU8vCWuDc/BILol7
Ow67rh3Qfl7i/5z+Xsyfv+zEzwUD8LeCNur15IQPgC9YIjV185sUvSX/BgSreOd/cLXA2dBIFQIc
yR9wlJjRHRWo96nu0dFYnWqs4vHndfrGn/+e+UIgBwt0PYqqMj6bYrgimoEjzW8LznTY72bRbRl0
blE6zdz2a7s2jg12ppChnOQ3OWIxJaJnMRLIsSucjA4Q5YfqxyykBQtcTLrkL19q169qMUk38Cb3
vmkD4SX2mb+iH7EFs2+J80Yjb8N5cFUE/EzHoRhhM1GhWGc7LMwC6gMv59MX9FLi+kDgIJAiFbUf
g2fqDWJtLpIepwgJ9gtalOu584OWy4Z/zs9Ah4tNCi5DHTWrxB5HBWAvZTwCxO+MaAg4CpFVF74U
9o1XDxUrsi3vM10uy1xdP59plGCW6uXDEbVjM7gX5NDJUeeiAOmWoDrYpszqZCVXf2TuWGpKMygE
IMEmnje6uf577UbJOUJbPk6RqjIYlu+McjQVJqDskJMVOGSzSEQgFDl16rGNE3g1a1BQDTz6dqX2
AAqi6F6AwyTd+hZI77luC9o2VUjDqFVZ6bdZdV1FKFRKHqK6VvqRpHEryo50s6EMoRNL0zzJPVTs
Ya/Cj7zMrGBYCbrayPBRiMJE+5uQR5EOt8vsLPBWiP2y9HTD3E1f6cEyHKiaZSxOre8v0eDuEfeo
27i9fCUZOOE7MLzVusZ0VtfM/UjlLhbwsF4hk+YbkIPT+ZdsJMFNBA2DSrSANxV+j6dkYPuyK/p7
udRuA/QaZ8goIGqJ9TB51Fp1ynUYg7d+TizKgCliZGBwtKYxKhzjAdpD0KHJzy4YcROjinbbw0sL
BwSGlnWkCz8ihWJF9KpHxnYeKPis5wmEiIZna96flwVrSWW8WAVyDtz1YhLhskqPXHBB21Sa1c53
U7247M0bkPQMcbavT8gyP2UMe2n2+w4bS6awrs70EU/jG7wM5OC1YVUcnYg6fEJxHaFDYpEKBh6S
NurkIRHDgysVDocDULJG37KISy6QjkNPXy/lmtE7K0TdswyCJkCSkBzRBNFkv/fXQ8hKC7tqyPPr
cSTSdZp59DLcqS3DAbPZ/cZgi81nybInBwoby93e/eOze/QgLoDUsMqGDnoXIK5Q4Y5xmHWmGmgE
4LhLr3ACLTDHU/00z0vAw7fKIDKOEE5pxuO+6Wi6qnwMbqqEUMMk80NswDgm519GPvCWcSq0ZU7W
jDo5e8iTXj/tqlbPkHxWC427AK9gf6GtZl9HElztDFc05YHbwPEJImxZua9RI2QaJvWTBbW9/Yoe
PFt2p1gRsbmLcot1CqS1CHO80U6CXSLIUkUBQ4xhxOFz2nMvzfflh0Wd0c6GeaZ9c95Pxb5otlqU
EptZUXIi/u7s/tbNtFLSH1DBQmepc57Z4WnGVP+7s/cW3zTZBOW2GICUpk9gWchSjR0lO8AWnUPb
hE6MlXGkkeF0SkLOQv+d9XwmByb9t3Dd2N1/7FZC9H/K5EP3IqetoTFU8rybPQS/PTrOZBz1DXyM
2Ibvr4nMRLXcnE3V7qHYe0spotG5t1qtP4Wy+FRuOfPd6WSCLWbXhdoQVAr4+I2MkdqNKQDzpVwv
lWk7XeAS/bS/f2j6UN+oCwaUxHa9Fcvl19ib9Lb4h6e5aVt0Dsvi6PDmdhirjVcW+9wPEDgcsD0k
T3/6N0ZvFDwGbZIGLQ0Rw/A0jvxY/OPRzx+fwW5jxC4uQx3wcwHxffy9PQc0V8uCi4uyLyicJdju
fQjKpnDeTQ4burnRUHT9H2JlC/aA607agtcL6gW9VY3NRvQYktR61LDvbo26T3oCmFKbO5XtxxFg
AJkYSrhlTzcsiW/HfJBiMwh7N8xojvPRZRTtcJY/WHVZzOSQom6QTCUiTvTQu8HMk3z/IrKeDrVq
7jOpDBSlYAg5dNiz/yNTBfjX5Zk3gZRg4YoQ3UDUhG5I1hQv2LI1dtX3EQxA7Lm9xE2q6swUzieE
gIUedPJJTA9v6MVFgIzc7X3zGCvfmTv6dkZiR87dwhd4T99q7LYzRCql8GUmczX7K/7Tuj1CqlYR
Bn7PnSZkzzlAapsw0h3VFpZrbDd1MbMowX9QlqPhcvtR1lwxa1saT7UmOLFBGMAdO1pk5WTNDsmd
9ZzQIxCz6Z1oygxSBBy/4II3NgwvWwN4NbYwlJc6ZyS1N0SLnol0tXQ+Q7Bg6oIMpzSifDQYEmRa
XOACH+B5cg1Q10gvlRt+uQVYt8kgu3OSi+07ToFyjeAwWHzpMEuNq+TQMtNM+A1cIZtKVkHur9hg
TJ7N9VNLo76syHRuBIzFJ4w98JFo6oqs8pdtEZCHta+c3HNE6AG1umV7EfCoCf3AkTrVM/szWJQN
Ma1cmgpZHeY0XnEaNwqPdGie1FIYLYKjIrZYtQKxBzxEFUNC9WL/lvDMT38p95QbNpGuz/8FEyim
k9aiU1xgxqZ3Cu2xeG25stMpRm0916CYYkFcFdMvDOeC5OTBGbGsNT87u5dwNzWaLXUTuXxuaY5c
sTt9+/IDYzEnggjiBYAhSTzNFeoym+k2MgG0RgBMs0thmLNG+guX4wFbkMUA99E+bqhPhclyK8gB
4hbUYEBEHX/T4VxyfZqf9cyXRDR2wbVmxQHfSnO5529k3VpEjkfN8cmV4mNFKXP8PotItJb6yKaf
eIRDjiBfFkEeip7my4lsRGSWdWw39YJaHnGebkwuKX1FdnqpFR7g2Eep2Cb8OEOzTfn8/41/tP7a
Up5E92hqnXcA3T/cWGa8ZAjV7KvU1gKAW/x1OoWVf+8pszYuYzGMWsPQhx9a0Qjz9oAqCJLhZNqN
FKBkEHHQFLpkLj9EwnXf+HuXIOiStVEJvnVyJzCY7bz5PpOtTte7QoV8vwcHGvb12MmviFniB6PX
hrVwbxfT8eEcvNeEINqV8Lsi/R0ktAGX1emZMMNeRvtqwWH4zDbW9qHucaT/2lMkAmtrjY2+nmNr
G6STa09b9aF4BX49kYAgPIP0WjwX2INEEv3BklU+AZlLK29t2eZoeAH4m2vgJ8SUaOyspIdnWR+O
gG5gI3aSIKumGP/ceW8gsluezVSiLNs0JYwkVh2S9VGgP9guAnSeOKEhdmzyJdsXB72A5NuhFCxg
K3I7GiaYfS50cUnmRp5G3C7TTxbRKdQ39EoLehCcC9oEXG00HrDxFlFxXhsaxJeyVpJOAe50WlNJ
Ro/7pVyv4LvdtOX1rhNfOqIxDf8m0/fl6IlOUPJloBvgaPXRQdPCPNXDuKRphUk30nVYD/7L43S8
m6VjttFqzZbp1+QtHDjq+5ZON5Y+E8G24YlRyk5X4+03JPWHeWTZmoZVo8ITrsfMcQI5u5i0hTD+
C6s5jjQEk5lZPDgsd7Ysv9j6n57K7Meu1uxH563ibv8EzXWlHsU6LOgNpkk+paBkmlnWqY6icrBH
o5t43h/fqFs4seRKs1UfbiXLP2c099p60JHGn3616L09THjBYr5mqgP3tpdAn57BdTsV+aL7rPCT
M65GzaPW80uqKDzHfMyDILLO66KumGFejgoSFGigmyluyZSeLES4Qbb8LEM9F7JW1YW6cUCxpOms
YlWdrnf8EBikx4zd3caNGEMqkWCIyxST5hUNLwhSKFtr4l9oL4icteFDO6NUKEVsFYLK/MuYswjB
/01WtncOB2GugZv97sO6B/lrJ7zYGU4eJrF1+6GTHHSGQhzLPBz8ugsY36aFdqnWyhO2UzNjjOoK
QaObzHbFkE/wzCfebMHGGcmxDnHSaGlqFjQsPrQMw88DzIlfjGC0aqdF/689ubxSkEWjkMOxkbCx
/IvtAs4jWwZTA981QZDzCHJIwufm+4GoC/S/KXVDACPmV1M2MgA20mheHBeeFu6/0jNFRiukhYWQ
v96Mz22YQ9EAWjoiPfPuSBxx1a7DAtD8VUpCe8iRXt6zBfGZIHB/fkiVdSQHebRzPejFSOFuKkZu
3oveP29V5GI9u6TfploJWVivcSBeG3R+c9N3fLFWgI7rhptGZ5CTLkecscGdeG+8qqTw/lDoFWJt
H/LSZaWIC1UL8NamYU5BhiBZBjX3DHU0Megqoq1N5TLASizrtHZZk43IebxIjTHBkxCORGS1spNg
Us7MnSED00xTzkF6eLI2lMZ7tVRRbxPE29Y6bO0JRpNUl3z4sh/GU+Y/htnxeTpIei4q55g3fxHv
xkrY1j0s8mtHQAShMZWOlyB+phmu3YDnMZ78IWEfdetap+fBoXIsABss+k8FaKYUjWPrxuqdm5VJ
Xd4z8SpeTOdO8Zz6nF8/wIwoDOXjVd0rocyCOyZKhoc3mmqsB2BfFHZmyte/zRn2jR1GIE04MO8T
2lG9U+6pNsHfV06JvU4qyVEVUbl5m2+rIPxrfnkmHZtYqSjcchvFQhMh+0qziAdkZbhTblJnJ/EA
ctVGKzxefH2PpLJNXaMC1rMQkjj16gFt5n4ZByH67ijFB11TjEBRBodQr7jCxTiAAyi78wT1fay2
aw6HjZ36HOI5bsnTmFYA11URXLabgkErngo3TqXwB4hhPnKrIWRwTjovXhxw7kDAMOQgMTD9cUHQ
GvtxvYj3Di6aMV1mB8hg0RrE50H1Iso+iN1NCURgC1z/u6tLF2CvCt819dtT50Rsk5Bu9aMTUlPX
aGnBpqDpnlq+YzzUU5B8hHiCPEc/MED3KhORVL2bLnR08U46Lawud/Wk6udgiCvKBkx5bmYyhYim
PFEe2oInChXKZJmKzH3bh1bDuVhYVD6YPui4wzCqRstHPRXhRWjxbkH/fdk1RbPl49BegQkpD6T7
50BGVEEwW8iONZ2asu+Jg18GYW847WZf4/zTuHS3MtevC+rxfhU7eXet1JLEM464+J+h5zCgUEgi
MoK1mPe422yt+js/gzZR3CrYzG1kh4tirKMY4o2qz2JZsYKCSMWSsNCKOWD9/g2sQPQZzcX+6l2q
QPM+zgYh1I90BxKIl4gvc5BBTMedG2AEA/Z+BBD+8FtM3IJeNBZXb44Zm5R6CR04HLvrL/pvDZkX
PiANZyqyJmZcvI2yitx33KBzdCLmF3wg1/jFU/Zm6mevTBikZXPXPfIE3YuF0G/L7rnRQvyIrmxh
UFysyhl9x/bBPN525GRKT+Y9FDVA0px6eaWrGJdEYpPLYhyvQhXBztZ//jzZiW2f3gBOZDkxfUJH
Lg+llXhiyxifTjvFSmjauMX23YKojeUGKatpoLvXvBO/JP433VHnDpJWHt/OWR8wEugP5PGwjP1Q
kQSbXuOYRO5U9j2L208lp8tLWNjir5n+XRDiKsQ7JdYhvOROhFT2jLy8qy7hXDNnzoMeAuqeA/ra
yBAD2Z49GxdmFd/nhzm9ZlikbkPufB46ajQ49wMknJoIbB7o6Tfh6eqMNG88aOMBirQrjOtOWrUd
2M2z+kS2KCfhV3tLv8WINOdqKjSXisZZ0lAvAiJenRmFxk8VvFT17P3zsYGjvoJoPIdxJwbqjL5O
dizVp0cwtiOt+x7DSmCZ61/+Bw8HVmzA8PQxU2KY9EXtqESK0yaItYpUEj7jszDDlcdHbnJ0ZWbj
yjvnl3c7+F/2j9Yu63Jp2N6+bTvUd3e2HQO1sJltZG0bk1BPYQsMt2JsVG1a9Q4bm7EGyMsyxudD
0xtKpuC7mYCkkK3oGMLX0xVKV2Y0XzVeI8HjSAe3bMDdAVUD021aFYL+SCKf4mbcPmCZ2WYkR3E5
esuBd793viu5BphUGZFjdLzjFAvxljzgMgTZjt3AUjHKN0xE4FFhqNyUOk0PpMc/b5ZvI+e4twRQ
HVEbCYKgeHaDvmSQRvwygWgLnsIZ0jwixzPU0c/G4xoj7Pef19LTOFwnUYuJVxjUGtZ1HcdjoxjH
ZSAPvkx5Q4IzMvbe6XlXU43Uanp/Yc7gr1GMeetL60A6kczBddhIONvkVpJLnW+v8S9cL7x8aR51
FryDd6wCEvRunqA6hc26XCyvZNu4tUr01Pno0V8UGgy/XwGJO++pwJvjaX/rFDPRu1gENAA0se09
pXmp/18eN8rgkKK5n+PpwB+enGeESF9dcG2Cyp7QcKmQPNkUEiMvC5yTpQhhzHmZCPeN+JY10/PI
8BfVpYe4afflfzZeEcVKGwCr9tn6SjxdaliF2K82kUICdumsy9VgIS2i5Z6odUiCb5M2r2+9bwIT
m706pB6hyEDOGUbD2ZST/Ifa77cP+niRMrCL8G7HRiMoleyIzZ53UOcwLJUsbtXTh15C88Pw8jVZ
kuOuWEDZEisACy9SOa/z/SjVvNAYuHPidOf063xgTjWn3yNR2Q6/Imaal8oJRdqQgbD+z0hz8w5v
YGoKCbbH/N1ZIko7tSRMtHCi45IoDb431JwOz25BPma8a1S92A7NeFNmboLMboJ92UiW+dg70owZ
3quGFAgO+mPcyE2aMhrJ6+xe51AyR98VgfdXxZ2OWKRAc/zTUZeDIC/nFxOPzgxtWAudwhQTt0wA
tMlj/CED02ioBON4IxDuwgteQgwymzlIq9XGCIrD8d9RkjJV36psjkXdbHad4cnBDgbJ55gks4VT
ZPs6Kkr+L6aHB6hYO+JDWWCi1ZiKeYPY3ExpVm2xnpPCaC8VRer1iUdyovsW1m0Q7OZKUz9Dy+7m
oKtYuvXGxfom1iC2UFVO4ULe+cMQXzCR0vbanUKTv6t1jlvi1teivV7evp1LNFR89dUqNHjNTsid
ZiIb+goDNWiGv/Sck3uUOhzQYnqYsI+iKVqNSMjwrMNfc5e8CyJrsE5EsJQ5yAww1hNAeskZKOY5
gISPDLyKsnYtKTgCQZ0YmiQ9X17WAFUd15joCZAIwO9wz47uwc+zeUEW2gm9fTo5+7N8ejDGx+dT
wK29vz4pxycz2q6rt7VQWmY7H4wXk2AOT98H++A69IQez1Ow1J6Gx+wmvmyDcmIzskLG/dFg7PPk
xEJttuM7/u3gngBm13G8Dt0oGP2dI8wCgiRYwJcs/54gLMc/sEXpgA9I1ilP/6G/BO7Pu6kilEJw
BiKjk3nYCMbiMt8jijVXAxI6E7S4dNya3yD6F9oc58yNZ/xpWko3lMJBSmuojtE+IrAz28J93h6h
+q35k7X1RFdN2tgXsRR2Gzg2wUvODV8Ok+CR+BJUB1f1jl63V8Es42p0g6pjk6nrXa18es1dn68R
lBAOt1ktdoJuGj8HCNd3rr8LJp6i8NKRmsP0EzvMWZ6oBf3wJEjgCivowOvyTQd5So/nfpz6v8pe
4N7NrgJAeEEGCI5ayLg0z+TuG5xrgT5xt6zw36XdWuLruoK6LyDD0d9jMdHaSG3ovdd8DKcRHksV
aVWePIB1JIhTduC3lfGuDMT7/RhW3AXE9GhUzDuezmbsxkhRxCVjpgw7fAKxyiiX8QiJk9WxlXDc
oV/EImM/29OvREhZqNw7ln7yUJ8qrz3owB92ShbgwuCEnTPVs4P2BHRVQnvrX3bsR/ZqMy2pa5Mu
nG2Ie4OgrF7sDPtOa6EcxTQxoIj0cWulGuAzR1JWVD2c2X+Bhiqi87XVsCXnsHJBNqB8smtx5lj0
4y4rdtnUuVTUvpZshf96nwLdjK+xzgY5uGdYM3BlDx5CCj/dbC5bVOqqqHoN8hka18KmzFqKvq2z
gtFdvkx0yTUj1lPpTIWN9t/b6p233B1m/ZOWXurN4PJicr7g03g4at7nxGUVYUQXf9LrdmCRQWFc
8FY6V3TgmG6yLXJA2eGo5nnL6YKTPNBjxUOhCO7rJBJAX3O3uVT8gkq+5YwA/7lsfRfguomb8ad/
olu7gkS6YcwyAZRaLW75DAIDGpA6A5/GlAAHHGmEeYqoEDpuFT32TJGPPBb7ZmtSAUcB4PRsLPTj
uv8ue23P0cxH+vDG56Qnu/rxlPLEubgi/isrTPjYZpYvm3lAIEDrpgonXDHGmzK0x6MlCz3JoQUD
U1P1WchrOsDdIqkZbJFuDzQ6DtsyZL2pTR6N7BWAoLzYQUdnhDzT9SwlnRkkQP2o+6dRqLqf7Srm
FbYPrpTmXXPg8KTYj9gwWnH37uzNC04hoyJorTH45orqUzjp1xcE28f9DiZna+hXD5jQ3K94kkMN
Fg1BZ9wZ6tu8ne2doGbfpWXrU8fj6gWlNE/wlXHcDwbOd8/en6NzHuxgk6qcJ0Pf1gCfIu64muyb
RXeINOGHVepoTKMSYpTtrjm7vUFsJbtZmfaraC2kE5LoeS5J8dyGB81utv6O/daqPrl5PP21NJbK
IEqdoANFhyWQ3wDQt5HTtXFiWD7hxuNSRW9QlHS0AueOtYoeSUNTF7a9+x28Dm/0sv3rUikkAzst
PRs/xax39QGHwxqRhfvJcrg6+7nCvEz+jym0Iw+2UzqkbJ+l4OUfzjyIYB2CTAR6y6zEPvabu0+K
AKReY4Td0PYJeyaF8CFSrrgxgT0stUfLLjJGYeLiy55OeoDJ2FNnvEMWHlL4UZSkVAekCONGAAZD
e2dc+atjCnUgibgNer3nneYpPShqaJ5pQergeDKWsCQBxQUCAWHGAM/ggHVYSxrdpvKrk89mFTS5
COPk2ZQSwmNe4aM7ivReJg8mIk91Zko1L7F7Rft22E4o6d8WGfpXrPSrI6d7W7WvW6HNOqB4MRD9
HI0Ood612yhx+y3OgFv25BUxAX/cMWG1m+fhwoqFVsThdcsL6d0HLVMw2ThjHynXGJHbcfaCGmvc
ZZ8QzX5ObZ05XW+f3zqf101Ibng9Rzw8hQlB9cNEMcXxs4LaUSLnDuoWuL6pRTcsbKqs3383sxOM
RY1v6kzqYDq0X5qocftAYudbj307yWp8dn9Y2f0mJHg56nHAKunLaQ2RzX4u7YWZGmCa3zO+5eoH
I9dSM1JHL7NG5i1AOS7Lw3VU4BXAaOVUgPtudbQoH5Q3qwMc0l7khG0LAv41Q7lz8D83BLrGxytg
AfetvCunOkW6jh4h0BffE/Q7+0N/AuHcqwJM5E3Wluhs6b3pn6wsUnZ8ORBp9g7a4YAXaCns4Ob8
FfzWYUFjDTYVQReyWgAuUIOfQz+Tr6r9REw1oYx39ULODrVY4b/Q8uVtMaO5CyfXE6ki4UcH+aAb
1QSwIhbRktPysdkzKz9wFYw46VDRhVW2YDd5WTH6/ZUGyPTqVdRJay2ZakEASvR9akfTuchqF70f
z/+R11u3565WucNhrHSzJmkZ7lPHtggc2CZvJm685xc0lxWoOim92sQHywaYsvvk7i+KDV9cFYDy
7N9/ryRzKBC/klK/Nr/2T4AhC0+t7ggtwh9Hs/nztavFNaixGb/sqXuNW1u5k9jEc7NhdrlPdLtX
qoLE7R6r2RXe0Ytzh6a1mZayBk6L1vjbxEI/HsWiCeK8jZel1qGgp40nQKH0dqYfAHGBjKLx21Me
yxb54BVr4gKNyJKbC7jz/jISkDdktFTk+QV7NFRFm0WNXEui2yxIKar+68ZX32r67gGdZ4zv6fND
6wXLJ3vK43SHEkI4QhHqiYTMjLr2D5Nuo4IDTF+qbxF9m8Y/vl0h1OY3s/iwLxrKpigjEK2j2XOJ
8ADrnbcBb0VeMPOAhwGT4aC7t6RQbmUSHkC+RwBp2gJVXyirLI6zqMS+iPx+fJ4YKU41dVlzvC3m
5rK1Q81Fg+VhZwOq2bgEM34906VNDQJfhR0EqfCa7gzsJFfaeczWSJOUGejXMUhP/OG5DwZb5TDK
2HL2VJef6X6RSNhkOJcT6fqfLZj+/4fHaRe3+LiuOelhKUaZYUk2VxsbW9iDYQ+7Gc4pzfiRTJV8
IhQuIsmZFQDAATizTPDNFv7WNdd1VVyvj8DnsaArTgnWJD0z/pKocgXeuU01K57bSnOCfJ06m2xI
XfN6DvY7BAJN39JM0OikeJ3EDZ+FnA7MqroqJ4ViIGJ/8iAcdwR9vgBRVAsrezUSkC64Y3wQaY4X
PLlezUBfm3xcV4+auReOUNF1wjK3MIvEfQ+zjiBLEzyuyyLjLqpofLPsp7PeTTuNIBZGNV3YMfqA
ItYph1sfnlXZ9u7rBx+1z9yyulC+lwVwEyAWlFfCM6e7u/QTYkwOB+ZrRDnq6X62o0m8kCwHS8cJ
e571hsZsj2rDWNNkp6H09Bt8xgXagDWONML8jIfuLXFuOpxJjRQSkzqcaKmE1tRhF36RqMTdcfO2
MXPjh6jw5QQsmcOOxQXyAni4S9pTjBLyY4TD0hbYqeryoyfpQ54o2b5FIZeslKN+v+8xw1qkxBsP
m+Hzs0GWVWeR4fjIM7gtlY+e1PhyKt1M2TUdvH45XWMEGdcwUaSFFHHwzZRG5BttlrzPVc6nZU3e
6uY/G5w2anCQdF+VOTDpOIDbfpsUX04VcVgXW4dXCvqQuthRUd8EDHoVcu7TK7WszpcPEzKR2bVu
obylGGVoWy4n8ZTwjornIi6qOvwEy+R1t0WJEj8gyui5WTayiPI/4L/i1dUmu/JHC/uLx0Pc9sZk
7U5KaVetaSKOetgUC/Xc3/MLl4WQVkOV0WD3NUMXQLv12bpcE3ERB1Mfof8wkmArugknAv/Sazs4
4v0zMNYMx7JZ/MC4DhWCU/1kW+ztOVZGqjCMmb49R4QN0l3EvvdrPNd3wHk25FmiWnquaimDoE0C
9P3rhQB24LaI0GZSBlsBU10W/jFTQ4r3IGsNsLsakGrl0yJbupfZzSJacSwheuaeu9XOvNH86vHT
MR2OlIfW/FBciNCG9azVRdLQrhYfenDLk0a/ZxfJlFli9S0g43fVerFDlTTrN4LjIsF4iBh0TRqT
SDeAyiF6R5rv6WXQL/oRjWXEuZ/GZ80GHGlHsk06IhfAR8Y/vLL8A818Q9NbeY84z9wBYfWupFsD
e1MSsZmgsovnY6pZ6vEIoiBJL7CBbiRLhhSvmvp0ZAYB0RCOJ+gssjA+Dm0PjHOXpIsvXkpgxn4q
17Kszeju8eDZP1t4q4ebNEFmBX3XsS9c1+YhjEqoXo5J1SM0mzuUarboq/EcPpV/W/wKPM5AhrQi
WSnj93sCFrL/7DaL05N17O0GnBb18gqsdVHRmgGivymSAE7wxpqzmwXLIWu0U3nDr8L3HHvtOmgi
1LJ4Iq+QyqVIK1P95PVGrVCX+jB+/2TwynpTV+dlejG55pGczQZ5ekuv3k4EEZlrzIxWwRUVhSH6
BMSraYMN5RFWajpUCvr0cmS3TV6EYvT8nafMzYje5ZhlLXND4q+Gfm6IQX391F1+k/W01lwV7yIE
y3ba9s+29ZFfzWSWA7U6k+B5blci68ME+JAC9vl8n8HYDW15mLVlcYb4zjr5aC2UyljmzESOo3Tv
g5xDj8yol5FXG2qtN7kieOUll/PuR4sjngjb0FooAP/fZOQYwq94RRnZrR+o5GF4oeRSF6z7U33p
+PT3xDNLikClJ7e9eu9kHXH/qCXDD5raWWc2t3DaCW9QyqSbtPv6zm6DJACu42TqWi1uRWCA9n0d
A4l2xkAcyonGfyowpeJxmRj54Fjg3rEiJ94LmUQZWipH1KAGx7+tOJUU8s4FJwI5j/FKJYlmXQDi
UPAjG35ZFYPxtFVmZxwSDs/vrrK+7VH+mOVaIczrPEINPPb+BO3oosvu+W3qEfFDRJ0A2ZqlOMaW
Lm7F+tflB17COj4hmxqXi2bzLXVURAltc3V0YjnyUGezMlSANVGab+uHsktHLjbeLD7DWSUtgw19
mz13Khe0gDKLJPGAVE/adiIAf4OygiTDJo1P1bXeljX+unT4ppjjR13jcfWmdmE62BNJIuL1oltd
6QVBmJ/eJ/JbIaKnmxV34AQgzkA/eatdb0+csnrJgMqbUkkQ3NUCy2sUIugwScmJMrIenSHpw6Wg
mhhYVDXITo3xzPCvvhGk+wTRCQTZof5HfRW9Hq3gma3dZvp037hlLuCtZBejLQiJlcrjVCUNAVIq
J3Bap8xBpNy52Ay6ve/mgB5jrgq1rDV89I+/b1vWesE6EIjf4wLwrPLa4aE9ArCwpX59l9WfeaDa
f4Q5jAisVWVpHi4eaCjt6Z2TeUFmJhyuZqd76P9skBidKS8cvSkz/CntqvdhDNhT6a0rWXknYw0N
IwWQkMShUYrNQZaL2W4dDh8kzeD8pxEtKVQ5fBilmVTS0HTtrIU9CN/lZ66dFJdTK0aLo16dfBEm
XjesxGy9TLrHxHwiCyJ2EKhUud0xFXFk2W+9yojNbETZY1fBRvDqZ82k9z7lacKEn0HPxwzP99Nl
WxzQdTUfAte7ktFJnAgrNe4GF3Ob1z/E3MXfz1Ak9UIQaKPbzCtv7C2hwommzLZoJdcL5HoKYnrM
OQ179eY2xpx13Av+/o/UPf09EYkmAS/3xDCPJgNXCIJWYMOCK3hxjZnQ5hmv0jZ3dykwkao4jvBq
JGamrhZa708Qr+zkReNOOhmmXe5KXUjV911qGatzwh8bwvjQRswqv2p5bkloeLwvAwzMx34kTbuY
fOVbrTwA7zAXacPgfgqR301opWCqxpZ1PMujQ1TpxIsaGCJDqaja9fv7j6qLBlAQ5dWV+pzeW/yK
t356/AGotV6dMM9aR32/T+/RY3PihYnad4a26E3q75Ol8eC33Vb3r+q+bdalXtH3nkIgbwJbdWN4
iv8PExDOSLPLTRjzFZ/tZhcNswQwUmVVepNrX4584BC7TVJdd/3wc59s43lmqR5+GTUpfvw4hxQ0
19doPX6YXa/mz18H9RF9vUx58I7jxJnHFpeI7d+25s4V9TdHc8SV3iO9fmzbA7RzEAOL5DzsQuRb
ldFMnUGNJ9Rf+Q3b+/YsIZfhR5Uj3zl6Me1FC5fRUX/VRlzsnl23FltPukW/uz4BBexwVJO9kJMA
XdZb8POyHANaOqIjkx3+oD7+MzInFdKGTu3NcS1I7nxo/hHRQdUrUPoHafJO+wQddunq9r4jQ4NW
PQDd4Jja8L+8ojcji2BV13rYs++BYxANmkbqxaso3r/iZ10l8pDd6dAMEkFH+haFvM5mzRyhABzd
nhAJRJNIaR+VqzVomwM13QBjs5z2pbxnGynFZAeFjJJDhDsUhgOFRDQHM5wscCBtZMmvHgGcyEbR
SKWMzxZ+5BMPxtB2duiSZuxZavhXfeTgUPlgbnPe12SWR94RnYJ5PDzLuG5VlNJzjDJMXdIHEQbz
DvWpVe2Vp3RzPHVbbP5SmqMHJ9j3vRSGBT2JaayCMREVZMqDnnmavI2mHFoXreDxdi+H7w2dpuGZ
bcszVlbt0kr7vOuimjNG2ZLqqendvVZMg5Tddwy5No9x4snoZJDpvV5U1lPcmbU/kfcm1rdou21Z
s1TrgGY0lOxK7WP6FilzCexQryLprQa/k2ZwYaGRNPWF+jTbKrSn1E525R5iq4O8If3YAKWJ9+qq
B0IFNftZonzwF8ftZI5SG5OR/48N7HrYz8DVmAZag8OxgjVXHLZ+vnrfDvlpH1ush77k6/OPegEL
wpHq6nkwgfbnxkhCcEVe/2tNV7Es00oq+YRWrq4TAWXTfz10uL9IOAoEhyFCgtwIk6ZcoqJolryy
qsidpBS0F1AX39ddLNvZfTgsgjXc0mCAlHvigCmHyz6HpWC6Sr0nD0xuh8F62a6AuajBc7DzfjZd
nnTlzenEDX5GUC2ppncsrKOZc5Yd10fBoufhrSQKLEHQkbMrEFjBK17xmT7dx5B9CoTMl6snIKup
21J919s5G/iuHw7MbBYEcvyMIb7gaDJB1IE+LgVNcXNZdLKlFFnhoU4pqkhgShvV5UT2Cet/VdER
TfNXfPXQ3xC6IumerWeLaYWjFRzBm0OYjvnnPKT22qxe2TVaQnOr442iMc15J1pAg4ViP+rZci7W
AffMgIgVuCcVwR42w0YaQuV1zVKzLSzA8bEKgh30Fnv+9DFR7b3W3dYwZnAGw7HVQo5DsGu8lwLr
0cW7K+18iKiLvihhRlnfwr+nz9Rtyag7/MFOWvbF88i40mlqcykUR52H9zeGduAwMFeJXczcBZe1
rhntJkAT43ymZtGqCPklIRQwuaFNn48QG3jXz9TmW60keqB/QSTckUTiSRuMW1PKchv1lI5/HCZE
W/BtE/58D+kKhODrX7i1DF9J5t0cBYl+BvkpHpKkjZvI6id0smaduXK2DwsA904lrbV48UyW/XDV
+mgIcoGyOwl9ULpmmHKEp66roQKr9Gz5kx/hdYZxqdDB/4jHefoOl9MY9dnFDRqY4eg0mPQ735Le
YplRHz10VVzwJxU+DkIyYQY7AEuecZfiEeKdA4ILotmT9WrEUKKxDvSZRw3B2cjUFwWOx4+WwQDe
V54+oUYpm709PjzNvD9s60CwQAct97qwKjJjJeV2eAiIrTlxGtC+yblSbeXBZCON1cOaP+iXw3cK
rye6PhFl+P4PEOe9kvNIofa/ADQnknHKhe+iUI/3NpTSfEC2skGhqoKhm3oBX8ZmPXe4FvshsTn+
TnZcCHjoKqGttVHOGSmRenQ1E+XG4COBCK3haMPPSCNp92znkgxifyrRxZTBnmSEqmvZQvD5v15E
xCzRHG4bAWcjb92n0ey3OI9poha/MuZ4F5k39fATrMOM9Fr7u5d19NIyw2iXa2lJsz/h0iF6tMgo
KcxrEqIcC9OhRVOkLeiqRy+tp67iRgO7X7X9gKuJGCVjdwluFJb5Nqgb+XwkkdCNVpu9kHQOdx27
wnPRvzyGqu2s3jZjDqiIQ9L3fU0w9SnxyQirNdW8Tl8tNHO4A3ag4kiOrA9PQdDC1gP2G25PadcL
DEu0OSPHpo/6D9Uwt0IKJhvT1RQon96EKXOQHkJeCvTMavLlAbjEpEETYLOzuvSZN6kCkDIVA8iJ
iZjc1xnnfUHclrEhSZ/V17jJM+uaAqBtEMR2tJPvyR7Z0v6GKPJgRTbyCFlG6sjj4Ho9D7o56gB1
/iNRSDR5LbinMsjUi3xzW4F/latYnfqQEFwjt8o9DQhRkF5MRH6SMW0HzbVwZGdHFDQK/FmzUQR7
VCTfzUJ0xd/EU0WW3yT8buR5aNHNAel3gCLc/507/KsrMPZyPBGRRlHqgTQat2Vf8t1ctZC4b9yQ
kS5//dWMOD5JSrGE7/2Hj2MCvPb5bb2rMajxGqlgVwcc1GFcBptigpfiG1gqBR1mhvwyEZZDTv+f
Hlxr6Sq9r0DHaNDG5z0v7dCJ3ihVAEcNqcVXL/Pu31fBRxdh+DtDQ13rvO/1OQcTh47awLuj+9CJ
zvMPrUDnRiW9Pi95dLrFAzOdyCHkKO5zBoOfAC33evUlCcEM6hrapHc88hJZqOQwGdruQDmF6vxa
KhF66hG0hUVzUGypEnrCfC9ZLB2mlxqo6w1Er3Uo6eBLl+xhSmSenp40BmVG+6OUo12w7o+d0BHL
nyYhbgDWA7zho1016/oOEdh8iE4p/VjRuDDEJ5tytZRjBZzkn59HdQzKN/4+kmg1N4RHYMe7b2/e
HbGIAANMHJ473T5rIR2cNF/3AKp3fKZo4H9G0r52jKLsCuzoga+8Qb3mdEIR0rdNgKb2RT5V/WJT
j/FvhoPsN2HNwVEkfxVOgPIfwR37g7Qc8+e7AGH1OeZSm1ePrkc1CYqZ+4yABG5zeUpjn9NtZEJI
o8ENcq7t65gY/PBcPku8dFZB9jl1WpWL5NBWB05Zp3qKy1EqFlkW1+3qPr1NIlcPeHYBh7XZbXHS
zqmYw3dA+R2vQWELvRqB7dF8nb6sPab3j3AB7j4nBVDoupCJ44H+ZNuCQfbileQvxU56/UbeA+Ju
QpYg6e02slFpCmv16NNoPxP+ZqOuVfwOqlVouh+cgLpCSuWrrPa1BSFbFtVx+3yRfRTdD8/ZfzgG
q3/sBN1QdAtiNZ5XtiXKfQ0HH+Tt18/e238ndf6PgkDaxLZSBfmUVa0O5BWp25nxr2kERZniSri2
MYo+dlBMHkkXlNiRsnF5+9IIvEzVVs/nVJ+USbzukXnhNvlZvqLhv35l3nJVpOSd1Er2/EuAk2Lo
E7XSKR2avHwk5TLziOdDpdxBQeauwebcAyyfR0HdMbnnAf9mciSfXQXW9/GiAVqrzn+aB1XP0m+t
pW6y6LKR0wYC4fXY4VZQMa7Gr7KyuI/sHBeHRB8PW/lW8z28st2c6Ivkf+pG7o/3S/4XV/1Jto+U
k3J8JlDGBqhpcfE6wsnFmIkpEvLk9TYNPpR1+qSVMhDywFScdF2TNcpY43TrB3/k+tByQYlI9iWR
IMUgw7UAM5dg7VDlapub7j8nzZo9p4z8LN9wOpK6P7WTqKb9qzWdEwuiov6sqbusNMV05qQtiZMw
X8D6DaVxInapPCw/hsPukQRecPO9InUOD2/wcn79sDvUmgV1KpXWNg0l3bWytXxIVPZL7jKWKKAf
KOH5IN2b8PApwp6/BpGn0C6wJFhZBA8uxx0mtfhpjCdD5Qgz9hxmT7ta6L5PlL8VHboRTWad7gaD
/kxxezRR+mdQpxhSy8m2CBcxeCGd81r7Jal/ac4qIwnxCm8f+MOfK8Ptszea/sdmgeJ/cVRkCMCn
xCuMjjzCBcm920WTyFlQHqDCdUtZYjN+siFanCNwuBY3lPt0M/uYpsyWv4xoMrJlzFXCdhhcFDkp
SBHLD0MsWdEeW+ogJ+jiPk23VPpprZVNyRgle5WJAHAAdbtI3FTRaeXNgo334oEXp4P5m8+UKjA2
EcHR11od+ySZg5vzQhgu6Hpioplz1E3+WtIsGZsf16qFO4u/Zykaj/eTmG5H2Pu9SdsQp9d2E0ow
pOdavVQlZIz0XZ9FNj3T1FGxfVuVxTsxn5gvI/r2YK/cARhObe/vM9YivxyVKJ0i0DUi9KMZc2do
D0BJKj3axZ8L3xg0lMUTBMgmVEt7Vg7w0owzD4B6ADkCmMK0i4oXq8JZzdYYdevyRedFVHbDycnU
SjDEeSs8A63BW3+qtlxkQ4fyE2Z5QgqTyBwAwFJNN1Eu/jSeyaTkRLaF0Y3QaOqpib79GtOdgwAX
axo/VkkWninM4ZpBFh819Ea07cPJuS7e5blPAZq3CWBquoe6XHJkfZwW5Qi6a3cQ5alZZXYscqmN
z1ZMSa/TBR7pwzL8hSr+zwVceU7ncC8MutW71PzKduvuw2MVcyT4yS4Zlv5EzJ3Nflms4ZPFg+nn
QZ/+1owz1B738J8UI5qCoxtLrKFNYdtqsow5zKg5gxwDCM8W3+GmYTzJ6H+aRC2tJMNqmMLDjUH+
Qsr6kGfCONAD6qK1eJ9HfoWsvSqHke0SgsLqEKQ7n2S/jG1rW32CQBXpA34u502cDV5JAEXE5Y5I
8socTySdDqBIDWrOcSegh6zuStjzGHdlWgTap/7ntVqk4SY6hHhwYyZPCjBLI0XFOksEP+YWiPBF
YwETnSfwqnA6cpXWbN/c2lgka8jarzt0e1lt23rOY7sCqz9/gM7MbhqR/CVknH0i6alzo5cWxIyB
xjaDZwXByRvS8XxzfNeVsWn+8E75e3LaoGYcR/VFlOsSsE9xRSQP5r5E2vsm9PNOkzZUPFPDHSfX
hPP5HgOrugtkRfv46bEYF9EH3F3Qv8UsDfcXSMmCAvMo/WQSr/8Ny3p/ZyZNE20baFydnqpRyU1h
+Infxp5Cm9N2onj92hDyf2hy35n0HOBGRLpt6qOK4wEz/csY0yVMnr14xiYbberY1TCLRK9w9B2+
P4JPBmj7xL/ujxeKLV63pFQLelMv48nhu/acwLQ5hnlfVzIokOjd3k4rOgBFT5HyvVrwfkSArBWe
6GSu1oAgEbdfyx1TPa87cg+iHiwy2fi0xon3/qAKsjHmC1SjLTZg8fzaH8jLDvyPfo9q0PpkUgMv
s4NFbe4pCnWgz2qE+Ef+oglZNgy6nZ0rmWE+r/HaceXB4Hj31vcpcaBQdTBXEsZ0ZzEodV2hV7Y0
BQ/aES2Xy7aSYxakAmVxWOsK3GMD/GINDzq8cVu5iOS3zU1/GIyrgu4RaWkkqqsONtJ2Cy10eYrv
gY7QjCyJ8a5vWAnOuOOpfm7iP3HefUM9pRX3bkUShjrHIfWlspJ508Nxy8cATzikqK53YvAVX/5K
j/ZHaTp/2F7C1FTAsBkNoIW2cSpDNYzj/Z6k3VwJgBxd5ZBxzKjj0codLJR1wZkjwtfK2WzW2A1K
0KjEaa8eRvTko2YZEFIKFkgXzNUdslcuG2cW76l4Y83IqyCBxG2PItO/r/jUjWo7cZX7LSzynnkB
FLSic4/1uLYcypDcDc5Jt6+sRNzWkc1WPvIhUnQNMP1iubzZFrIsWTyNVxV+yVaSo48AxMgv3Xov
8Ywy8Z4fn+0gOKtCjtbaWT4CA4YygJikLVu0pf+cAKTXvA+iX8zCXhQ8zDX7SCoW3MOt1bInO/P3
V9skRHA09vkRheNSphvBbIu3gRIEoiVNvf2Hq9ojaz9ZmgwwHezsAD2IRwVATAzzDvQRjFHVSOCB
EU688A9px7dJ0eiuKSZoYcEq8HXcgvAKqYgGjbY8uE3mDmSlyvZBHg9aJqjxBzHaLafrSR9Ks3y1
owOuVnYUAzliBdO62exXZXzUrrSAW59iZ9vMWVSCaVqvndqCn74M9155cZMqJksupzzsIHuMPIjG
VGiCzieG3tuK50qPpCBrOs14v150eROlhJCV7Wy9u5AMlPPrTfeOcdnmWdQFd8reqA5+sUWkKw/u
wad8jQtHOFbgySTxlS+S/JJwFwat4OpPmWHMw3nFt7gUz1fRM4p1LDBgtMnMUTQErIo3owDZn9df
/Vvmpi6N6BYb9l1wNRPiCGNbv5ch5iAs9PLM08+EG0sBZtFDh9cXegzJqM+zPaFOE7w5fFscZ6YA
hY3Sxcz/naHm1hSWP/NYh6rMg+uC964exSqltEondhvY4yoB4iltEQQoo+DGhRBAfNP/d1XxGuke
aP0/v3ZZbx8uS4bUVfdCi4qK4IAXrzcnMDQGl9pumqdjJi05EfISiNaa8caya5/cAz5dH1oMZzcd
n5MaF1gUK3tnoc1lngKOGA9Kzj8jMirsZ58njksCunYWVtwmPhsWYNMO6kiVxwNStwl1UX6aj0WJ
D2vQs49loJNJ/vrrWZHyD4XEYx3KhW+T8v68XWv3NPNtxb31QMqLLnzwKCp15rE2yPUkaXesm5jY
nTqL0YHf1JiDAR4pKWGglDawnhqM2tuMQLxJI+O/UUgROrZ584/pTFn9bkHXf+pdSkAb/gGK6KlU
kaj79ChOAzSAm3sCR3Q5Tdhlaaaqbjd5Ab8W5DfQIPYsB2JyJJs8+1fzdJRs5W+bf8mcqpPS9iQZ
ocbguCs3i6SI9QmHcyXQrvaLLdl9SIS8yzkU0DQ+ADefDoMaQeUkzui7JAZQUeMNlxiChuNVe66A
2B05/N3tlBGJJx5kv5h30A1Y9IgWgC+xFuC1JKbc5beSm750ruqKZcXg6xv5OsDx/CL86L6/lngF
I4bKojB3LjhEloxp7d+avF/t9OEzThKj/crr0ZMjTxGD9jW2ysY+Fz/C28iiMLMtcyYKqMEkuGt/
rlSdLAjTL3c1mzGWW/+ZyZD5DPGPSaDVRnGgFut8am+u2eJ7MrVnNKygmrHhtEnLHaPNsfLRqhYZ
jg3XsuJ6bZBtjFj4mw6W0Paf/TAgB5sHqXs9VBAJ7XGeoX75a6tzZ3IkLIuZG7vlPB0TG4p1UAoC
Q+YiBmOTzmLESonf9/WYZZZvMCNxfqnVnCW7kyqCB3FG/x+SzMlFwHU5i30tRg/V9WQojtds2PtZ
dcgPS+16kCPJFUDsGBAA2Y8QBX4jqcMjiNrmEqel6P+bpnDYTqAtHByYgBSyN1MaVEACY0FdVdjL
6uc4kZRbPTGTwhWYI2iaxothteo5SDAH4HUfN/H1/Qn0DN083EHOgOCFuzbx/lO+V8viCvXz9JNY
nLrszr1zTgkjk8ow+mqAGEHMzNAzaisYQF89E9zlWR7Pc3kQZmC8fkPgzNZUAQXtEI9YSSvuNvXy
Ph6pgVCc1QkuO7SuJhMarR0QQlH0Tzb1YUHHpFw13OVxKTH2dTTrkJPC4lmAbJME/s3er68Z9ZN3
mt0PHnu9Kq8v9KIjNlt6GsALsScuE6B4jxhJO7iOBSr5+dOFnwGQziEd/K6dt3vWgRWStMQbIhRW
fzLPjugQG1C+Gi52oul4FJe2F/az79muzYddGQq8hcwMM0VG5bcEfT7EZ7mD/PyrRL3wMLB+Fr6O
MwINKAiDQry4e3/OBGt/73OCABFBVUDt+E1jTVJ4c/iLIkTDKxI/XFBwoq03El87vSLb9tr6lRw8
NSgP2Jiv3kFDqyX/T1NGuJFYWqd4lu+bbkPTmo3aS0fIGAxNnBDnq7FvBtyXSnlVg6KxlcltTEXM
wq93HKXZQZjSlk2hQgo/t3ClcDpTImb5ga7+e4aNdOcwDxKIzlyjXAOI6HQe1kWDWJkEYPelUkVl
PsxD/llWg5124NjAFTRZkzo6T98YVnTOTPU/qLCb73ImxUI8K/gXEO+sQP0AZqIf9GK5T1r4Lq1T
EkE4m/0Fhh4xIblOZneu5UXYxRDymwWQQxqEqd8Sgpv4hxYPFIfqFsoh3DqqMSAiy+Y53ge73DyK
EXUO589Nl6sGltoTzIxQSxtvP4sqVllmfFl/n8GlFXafWB1ck0nDQ4tTpj17P5lDa93hF35AOt+E
2VMAeJFZdWeJp3wZTUOBKmgl0ZZMFU/M9Ks55oveYoxl1XZA/j6Gh9ODiSyP3b1z1uMVZ7tTHQyr
6A0XcT1XZQXfwA0gXUtDzE+RuOpGn8fQJbohWMdvYClvNIODfpzt2bTRUNFWd8S1pejO3G9ZEbRm
XHCKIV6luncq7XMjqsnFu+63MmQXqsg/P25JO5blnp/QMqjRj/JWCKB8/RiqOIF0U4jCFXEFzxSm
ejulZax7Q19wdJhQdSGhb7Psp06+mQW36VkxQRjplz6Y+IXaooIL3Vler+gWJbnoKL8x+UKe7Z1S
rq2/AxRcDkatF/cQLD245USg/3PvcCBW+b64avMeXpXzUGzcQ1dE0ymkVH0EM1WJUp/Ai8YxCE65
pZ3kOGzUjMuJnJ5yNZC0Kb5sqYZn9EoC4U25meIl0sTb1FZcj7CXS871u4Fn+PmQBbNytFOz+VRO
eVbKateIfES+0PYrYwqSUUmXJgIt8hU+5i+z8NW3/XUvhgLx3+kwbvYMZECtDJhhMIxOgdgrfDKq
HpVL6cbrdhFRFTiYnE/RVbAHZay2nCP322YQgiZmfdWk06aHKoL7CylYNC3KLUHj8oiu5NDiBCD7
V0fCzBv/hcT3bXQ6DjWfO8KRukoFDv8xuii7mjrFccVXo1zduUKh+jI3og2dkiQ4HZDti2yb/UvF
shlsSq1XxtQWKz/bI3qVXjbDeRJ0BdQfqa3w5PZsCwHNtMxARVB8epgbVMGNo7tYK7ZGT3JG03V1
WUGtfR0dE8/7vWV4tITvftFYHGAw25uw61YFRhSlFZq9+P29ZFw/iniwU+e1h07/MrZzw7Y5a0nw
BheB6O2xIA/FsW4Y4Tp53639UngH4BVMoKBeHXEGCJNno+vJyoJs9Ql0cjg5Xp4BWaMiYkfx+wpd
yS232kjfyrbHv2eABYHRJc4Ou2Az45zp++aZc5uVzrjAUwjma7zc50hFg35I2mCUN1aLPSHP6C6O
Rk+vYFNdimSarGlpo9A22P1yvM71Cj8g56sEZ/b6zAivqre67i5LxHHz6YvfcDss6ObafXoSrzWI
BBjqCZz9iqiyq+iAd3UfAqGzkOX6SgNo/9SaZF0CZsxBFCJL5KRkUXQ4e/vgmtJ1eJApPWmddgW2
TJlhgxMr47r4J3Y+ea/nObcf1xnL0B41p1bXB8xeImgF1kOdzi8t6/zBq31QY0I70Jj6Liy/gZgA
arVHfxqPivcZVTDUwtjE7saZqjKzGz4dAI99rQZuJDjaaabQTwzW6qxc57oE3R4jaf8hX1IzaV8F
oitNNC81BoNtnsUB594+AkpIEcEmtTDnrj2z+QpiD0VfQEbJBTTp3N5sxOP6c/Q8R/PCzO5PeiFl
+osZV4v7HGc9kzydb1LewUfBPvC+YIE0PFVtNpl4GdwJgop/mniZaOw6VAOaVjQ1ojc8J5Gtui4N
kSFauT08MpwQwNVPjk6rUz48Q6s7+NalnF9LwDR8o5y3V4iU5zh2Yk2hcyo9GJgDMNS8hj1tT761
Ht2I0pkglgkEDAJl0e/FwFtcxwosmuUnyOUoocNpXjJEXKxpM3u1CenEgcWy36Rro/e6KCe+JIoh
F/tSx4tpDQA/P5yCuD7AsrDCqM/N9rMqcmzv1vjrTQcgGrv2j1gaH/mUF1OG9wpKaVjfSxvU44Gy
1MFlR+EyBOBoQjnfbKO1eeYtVsAfdcfb9vQxTnpHVn1b8e/6gcHN+6Ybbhz3afbSMTA7wXPvqH1z
cVEvy6FR9QV/PrPdPEGr63qk/HQNHPqxUNypznwRj0PaGrmZ2mRJ2JUP+MsE+iRppP1xZn2njYzp
4xwSj+y52N5R3zgKMXtz5K3uzwRpf44Vj3bB32F7mv460p0o9IcVTVQBOExOxQcrdtljtgsQJ8Wr
tTc5aNBrQBArdfT4ovt6xcDYSonASrBuJzAExjl+6gMTEMcQ+o59ek60t4lyNJXzyty5ucYdaHZA
/ob2HXtLCOR4MPZx3p5vWZ0RjIpH8gentqOWA9U2ZgT/Yk7ud/niPcG4yrtmUSQdamQKFcCebKvj
cnFygOekk2GUiNCxJQPjrGDoWivD9guFFQVn4XkkBxGpd7k6g5mMICYdc3+NHWSmqnHqxqvlwGGe
FqflNW+eBb947+90dqAeztKBhNjiIK5Xt7PCJwbMA2lCPqWMmw8wVXkWooReGf3hXI88jtE5fEZj
hUEYEhDeFXJJeyKdAaslOJKB/WaRtUcMgfCuuj994rtdVBFF4Azp4/sNrj8qXWX2e5xEXu7Vxfi+
DImtXCvMIbAQSj9qH8gcXWysEOwM4ekQJLo+QdoCldoOOVT4NWrnIgoOn1Qo2IG7lX3+TEieAh7p
2+/I+LTvVUkQHrq6UkX13Gd6dM9yOIYKFCGzjeGCZxdgkc+/Ner6yck1Fyq7kOJMLV+tPN6IHAMw
kiNZTXudRf0ezdIfeoS6/cw5VFxiE6CW8m+9w93v7g03P0ev5BLrrh3mS9/A7abdrgp+X0Gb8slH
MjnAiOBimqKSlW4Hh7lnq7yyTCkl4HGaUQiVg94/OOXQqSt166C/AsQ2Qi3IyA4DheywjoePihhf
p8VpezKjiaQ6++Z5rsUZ+WvnEV+Xa49lpxuKWYOYHGu0HMWsGQgej2RbUX4j4407+CV3GOY1VZ+i
A+xqnQf3HNaFTWmYKmCjMsmPLQ0mBERXJVctV9iUF2pTuHBNS7HI0P9qMIY6bFR4HyfU1mV1bt4N
3jKBBg5W/l/GYmSb+HcSDLzPHXrTOqGIcfQhY/SvNZeJOYszhSXAe3p6DE1745Mx1R9qCb3553g7
kxtHSgTtYmr88cCQw3DOctROD6LOZcei4LodvPzVL7YNhQ62dYEoYy2cts6VjvRsCuxzyup2Mjh2
R6mwC/UwnnKopP4Krfa3wjqkH9oC/ZAlvNWtlqSVsiU29IbXTHUwfcZO8ggWI4TOxNsZMfmrHehm
HKL3v9F5xP7OQSBZXSGH9disv1cF8YpAquWOoNneFIJGuE15AA+GC4j6MgAZ0Oh9Sjr7ErZE51lE
OMfBoIFYQb90+A882TgxhHQyfbiPRRQGLP16GdoXlGMBheYk1ikJDcYsqHe8qxFfYVhvtvWZT7M9
5M9Ek2x2MeoUBp7v8YolcdOSK+wJvu+3zQ23wwYXFHXUNoF278QBm3Ofsa8RSOqKzWA/O7O8NTy/
mXzW56NhmJCNTEWvh4O3aCq9rCdH2oCBMhwkqwo4Av58yfyd4TXPrwe45hyc9sRhE+BLaOXNDYDa
lIejgbN7V6jfJY90E0zvPL5RYNHy3CqmnqBk16tPfqDSv7mfre00wjtseBSKg80528EZebfbwFnU
UefkEKVQDhJlkwOWQyQe3D0yROyHnTfX8tC60Ao3bB2otmxvnSVVTUdaKcKfi/f5rE315u4B94sG
iA7ZkD4jZ1WeKx7zIDUjENhJKJ9AY6zeHK9vY/Yr2PBosiVFZK6g1l75iFaauaKywEgeenUDKWTp
iYUTVwkL97JehPsmXxwKtWAauUOmhZMp3ZNVQBNitMcDwYiRPveH/choqxufW4JQioCi55lfJ5Fk
7xv02VfXRquuV+azf/8D+QxTWGYDEWYu0pAwXRZ8q6HiBTYqKthRsQRek5/3O6vvnb2vl52F8NOg
/D0qUuzf5YJ8uFS3G3v0bS+4SG2yf3EttNciBDk0xNJZN54h5rizdQ/I0r7AZW4yOFdBjvYP1W6a
dhVzE34tIAgFGcPcWHRdp8Ya9u7oc1OFZTfoXg4hkmW9LoQfLqnu0/3yVa3Uc/zB1q8YTt6uuQmi
4IxkYcwbMV9wxnAkgKtBdMqBh1LAoq1CpKcuVnBD7q7V4FeuRJfgTFwTEcXEznd9EFxbGwRfHtzH
/iW4Ih5iFUQ/OOGtSQvuoZsMlWZjAfJbrDkxo9U65YjNZGaBHBOywvRRhUBpZGslLlQ3oz9JYHrY
o85Rjb0MJubYnAEY5amWUxr2LMnippNfjGqhTtv1s+o1tyNzWa3GUQJ1xb1tYlfKkecT2XbL0B3I
Bq5eOG06k5lM+vGj7YzQGPfK6kOft2xwixbv6FFEJTuPX2tgzOm9uHunVMsu1fbjIjYmjD1/mUH1
Jhr6gETHaHDFVn1sPzr/OHALJYLJhEXYxCtky6AEzzC/xRRItHdEEwcNQnHmbmvsGWSHPxc3axJQ
kuXWuzwmjRdiA/9uvMoSSadYCixr17oPBUrnFrtFXiuy2X8Y9giISXg71Vtm9KHj6g4BnznGj4vb
AXNg1PNOIr6PsZInzQeam4Xpe+Di321BrJ751O9a8tZrC7DZMCNQTAO+PUiLzAmFOdhL49C93kOu
M/+Io9sf7jZtA9Ar2ZG+HIxdxs20EI9kiQUZsn/OEY2YV4oaC205irvjhk2rIj9CgZXBretxwm6W
riofvMcYDSqG+M9pUTAJJ+Ec4Vi+Sn5/HY5Ff7XzI6hZkidSnMplgOlIZQua1Fhxo6hGjnJW3V6H
1bFssVT41sZf3fWo8GK+dxdqT7Rg3Iv+VYy+30DNiP67t/I1yp41+8JAczFjxcZJvL1Qzy6Z3llv
EiOoTGMX3zE3xjywjkCNyTALaWbNggiKpcfannICB4EeeLqS0rlooQ7DL3ENxadU5DvVDdskF5A4
mfXHBh9O5FqcPUrrkxutS4NUbyDz0SZQvq02Y2NiQ6Fx5oGwITGbO/PKyyo9jOL7GMEPTYXBYOnV
NOkgQs/NaXvHcderV2NrwWL0rcDualE/lc2uIPFzjAF1Hk6bsOWCtJOJSkaWVuYAAFOSpf53r95f
iGx6CpJr2hPoUNuC78sFbyZ4UZhhl5BFDL4LsWFrPm0rq+yCgmYE9wH2VaLqfMK6GQoH2PZ9hoV1
ZWnm4eiShKMWhPKHf4wLUtXryi9RNDVcpUREmOmcNCpA8BOR8e11HkwG9u+ZDpEdKpEFZhIOCUyx
wSKf/r7TxbAgGFSXTbqTygEd4V/5mWAofaJL3c4nhSox6F4LupzpsmK5cq+B1VJv9JYXBJ2E704z
0IqEDQ4hdLLXrHMQVvbHkpT7O66eCDkknP2/3OEwKwcGqHq2lBGOkRgXFXQlD4YwavrBxjudJmR7
fd7dQbWvHpPQM2sFyzMIN2jtn0/I9x4LfdqmyAUVs9TEftcsLGxx7IOohI88qOYVw7CTU0JZP9cn
gpqZLSZAqCfL6iRaYvR/XIc0LQLCOHFrcqDzUkCLgjtk5STUYGOlzGQTd33fJ9UkjCQEC9ms7rKd
Mbzccz5acoZ6KKVJX2gnYkIAL6No5Ay43GMxeWz3I/qXaUIH9r5xQZuAc4SrVti3mvg4MNnO0vYD
7/HdHayMYJ16eGdX7VAqwfooB2RN0+xoxYhWzarIdqtwAY46a6v+0RzCB+wtQVJR949IXoKInHr9
ew9HMutcDoeJXCKIrbRf+sAEyFmeB6ODGfpTnA1m9u/vXxppSN8z5UDGECwmSOjW9NkJ7UJ7zohC
IgYz4/DxDafyBRNXCL+gWmC1OFdK4Zt7mdmhwC0nZuMGLICI6Z6QRhBm7TrFa2WhANCgHkXK4OT2
x+QsdxMBcQHQt4kY7fK34L9SBu46Ha8qXjgwApAeS+EeP0a6OkT6NLBlfz9Xm9QAHVsbJtqQwka1
NKf4QDK7Ir4R4C+Vr6OQ+hHCsQfSVqcpbnujGSxX2THTjbnUFBzCXSRP/DEO43iIE14L3UU/+mmv
8xAR9abISXibsHv+KyOfinKvUvdYUKyTAwy2eOQpcVKPy+5lk9NOSXSM/Mu3gr5HjCjo+UdRAvzu
qms9QvsZUFiVbAHBtr7B6hYgMoY60Sd0Nx8pM8wYX+dkUWCBK8Kusea6NVUTqtwduYVUyfxjn2fW
Q/hCpWMU829+XGeqeCSfaTUcZ7D7m7wQ+SaFQ3ZE01wVksHJfxP4jDiJntoj+04/QuRItJT6+/c5
HkYmpthYLoVET/gyKg7zji8N328mSg8AzYyFP41mtKKFkaCrAD7f67zyg0OGi31byAyUnnXxA4xJ
qkOJNyilET09VIrcX+k+MTzfjuN61rw7CIsbSO6xhls8ZDPaWawjP5b4WIFxvO1h8SJcDOcwJRXo
bRq0B2FMfZgq1NBDfW1xkrrozJ9sIhwQYC+BCOf9x7FTxxdqZLZ8ZqwceYJoyP4Ff71VbMD51fdE
txgN1B3BkGVCIOMtWLyqVIJqyRYipMtoqdSbbfLII/IJ89/oIUe7y6XNw9pt8TvlqYqSQrukrfag
EFOUJsSIx4kaC7Z/76BG58jy9GjOFgK32QMkn03+MO1q0MTTrx2MQ6LeFIvnwEaBAZqYYu3aTFXW
nw8XQCglRSfVGBQ3RLE/zvWOFnuqsENeAvjanKN9dxrQqisOVxpyNXYxMBFGbBaAoyT6YZyj1Tdz
/sZFPUhnK47U9GsHh+KIsmO+6K3vG6FExFPLiX90NNBOXpOOvKQFv1BsCvB5/DihhHPHa3rnwk7S
HAqljI61ZrUQwXsvUITzOKiTmoZCASILNeTedkYesxjDevkBvO+kVrJ6v+4aysx0luq/fWvvATei
FHixZl4oX6HqmGPDARBkceQLQ0E/nn+nWuntO467CnFlX67O6FkN5Dt5A8uDf/TuNYNyZI2F4FGI
kQPlqz6CLEaHa26x6N8p7LaOozY5A+JJ1yHae2+6g5CQgG2dYxwT69pgylU8anfVGbSsJBH5QOSS
doUjsdN/AnHFVZCzNJldz6IaAXXTulornbldYuWh8j+xLh0OCcgcF+UDLoeWHsYehzec7oKqaGxs
flDD9dwzN/Ron/e1D0twrCjm5kiNSZ+gkGgYCg/BcZkJQUZAuTUCHTRI+xs3gGaCnHipjsH/2UIp
K0NZUJV2ET6WySDDLqTzkyZ/nsjDoXNeueeryvg3KK/rTC/sXRkirtHgCPh1LJPDA9goioFbcEgj
F5Krvjn4rk2Frzaaof1cpo7+tWLtqBm7CAUZtoDTiPjjxvmeMHMO2o3mGfXpK5Nyo7IBFiAmUgeF
hm7MxkKcFg39L+/Pt2YzgQoqkGHX5Pqz/zQBNomXZUB9Fpv0M0SS9hSUy5Juqo84W9BSjRscr8Jn
lnyBxC2HBb5pPE3+KYR14vsdnK1E7dE2oNb1UrcjEQgZlAKEUejNVHSUC5Cn+nIYhjARrHMKgtJx
+LTZKNIfOyzOFocj6DxxTVfQkOStSqWGOoHDwiFGGU4epTEtRRrfrmu+OsSUgo+AKCb22Eks7zsr
nskPRe9GR53XZi0od028tVCCQ9Qk7fbgXdS33cCSxHYOvBrZ8lQrvJqy9q0jKaI3DmgvZnPGstJd
Hzw79HeVlxo0IFpsU0jpzA0cXoisAM3gb4w5K3YpbK2LwX8POrpunXAxI9OOUE1RmiF+DtlCrRQV
CyI5ZSshKs7xdDwR2emkEa3ZB1mzziDf+ZwJ4yHyQF7w1T5nhqtin1j57BEmEwh8KzYpuVg/h5YX
+4W7WldsvKuG0ooAXbi2dUq5S525fVLQuTzSkmoU7VQ3GdrbWJ3AX5TTrCN8aEu0QPhLrW/zOk6y
DLRLojWs/CMCbnTMiFDOdHEOUq1zyMdDWJG5YHYb2B394aHba87z0A1UfedHcPySv+r+oajZdhp0
EV0+8aKYEfn+tODAVYE/vDSWUAAgTXZqNwenAe/ASfsTKPEssQis4ZDjqEb68k5SgVCOaJ4PrSIG
EQa7HDqMqYO/3XyLTbZruNhgA81lKKsfW1KgZiHlOSmJv2p3irUHPBg2I694/VryYc01ncXWRWST
xVBMK5l0YBynC3//B2k7zsd4ejt194C1b97zJroxhxDBClzs9LJxcvr4TGPHAlLtxFFgUPUqrTjI
N8qrBic3D0bRCP8Oa3I7SlqL27b3SCwWN61ipFQJTGaJ70u5V//kIBvbxanUHAKQek3SpcGeTIWp
nGWFjOVclOOE5yZvrR7WCHQXWv+AsUfWSPzn6vNPH5gpHebp3Afw+g8hyv3Ax/XitU9MCIJKjRLj
ATjdr6ib4szhK/ID3W6L7toL7q9EDNGfm+d5/TswjY0XDba7GgsWoJaK5LWk8J8n1wAWhR0WNZ4l
s7eaVbIgQDjBk6uqK0wVDcU3sFAYWLrzCLRYzeZVNlrCaKPxt6uISAYRdnxp2IaNyjhymC4ewXO4
NO75R1pMOQPJokNso1rpV3for6/bQ2IaCTX3K+kIqwx1zrYRCXw1EZT3Vec7yLl7jyGxPqgDJUz+
yPZmf7cC3LN2jUU4cfm6y3m01Otgl7JvQdvnrPnXS+++D2RPlDZvpBWv1G7nlkGOeVWgBNDpWZ8G
E9UOwJqqYeTr1Rfso+PqGQ+HlUCKKOYKO9sDP3QzXBA7k7S7srPproYsQox0tu3WBou16ZBqFq9X
N82ElDBP7c0PNP+RVvwwKtMKnS2P5c1xmOPxVi0Xy/L7XW2yVO/IdQNzMtBlWZg6kgDLcjrrV8IG
aA27HnuCf0q82OuZ/G/fj++gJWmJ66xheMZgild4SvShcusSw7N+5vnimgV9zUlxU/p/g8JIAON3
u+IgcHIQd5APkuQNR+7wkVr2xkXl0shoyrrVkKTlCObHlJRbaWSPb9TjHUpHiWWzfjOKCYCtgZHU
cQTafaAyvSr0JvH6eF9KdaEknNugFOicvBjtE4fVzSGU8xF+y5eI7UWPeQiNOifqaYilquYjBgow
XsoivxJGpZl9AbGgj0In6d8sROCq8rMQSI7iIxthZZakllF/S/emxv1i1XHP7igwxFHJazUyMkSL
F+QwJCPEpbarVL/sfzaJijRbvlBB7150EqrXpQ/w0vt2sC/NtEotCi6ffPYOdtipNXsd0QqZWZs6
wU+qx5JtBcJqiyD8G8kG5+udtQpUev0gtPsQkBCJIm9iE5HNTw8lQc1tvRSt6zzxeXFVoIN8T/V4
88C9NZKi1PbcpuAWoGiwi5j4hzZr/lSRFGFWbh1IuNnbUtFf2EyOCi/uQxJc38kcSbqRYc9B+nHn
QYUZa1DlRFwszOZ9lM+w/1SdKOObHctY+CTPGMBbQJX6FBTc5rkNsK1By/jX1e+ia0+WMMch8hM7
ylyGK2ByzAqRWTJbpyX7uAedzh2WP96ESb2gZjCY4YCfxysonxmVxO97Wd7RRHwTccAkcRpLoDp3
e90sEjnuDQWqzMt6LvSKcZ4plU/hz1p50cXuKxlML/NYmWgxmtMefGJdNVwLsAbUtzD2pjJIibCJ
loWdRYgDZjq+rV+1f3gPWGSfciSpXgYMIjnmp+V848fDSBeefp8Rw+bnhB00jjHINg1Fw25+u9Y1
y3kmT824dnp9YJ1+MMbrN31raJFVlf+QIDhBQdrau8DG0/wWybEsWCxhuAE96+HiyQ5opig3S7Fh
7gmwpxbsGgmztumX3xABP5eIwcyjB5HNXdZsySoW5lzMy30MxR2RjBk565dbEyTf4/VNwAKmznOf
cQ2XbjEPispDGMLmE51UdoxTWWokDdJaUD3je25OjAt3HTsAoMHXW8jrM34fnvhcVzbyKZJV16bE
2v5atl+Hqnv1z2D543ATVyv2OZU24tvDWkDkoboXt7c4v2ioOWymzjZHc/6vnmMiCtUPGWe23aA+
LeS1/FupAlVrNeXt3STiBXuLJeKjL/iLpavKO2U63AcUvckYO86KPILlmsVTzfOzAOfWflZE2O14
71jo9DJMJ59b6lC9yjXnXjmVepkuNc14Mc0zZtnOLmEl4qccgCE0iKgOF00B5l2RuPZ6jBLkmhZt
cisY7LWGXcWzSKeVBc2EzoQx2Ygex007piOsua/rB3rlQgQ0x8yPxguoHSYAFl5icR36JdFV8cP7
7i4ZUJJYl5EsTn/KhKmCK5pt5mR32BAOnCpDbcSKFvfgo4hwIcCytHh6tM6wn388FHDOSQnCs/kR
XJwCP/Wf9e9RQ3PfgjuIlAu63TeeOkR/lCdUSftzJVNDsVSdQM5xaJzTwersF79DfL5Dk7Ny5cjm
bd2cKkkXqimgf3kDGvMi/tUYBl849oUoCg2HiqrjjU1BPJtE9qQ/Asm74ooIA09Q/7XL0su1Uhc4
K2siAVkbNzsWnS94skIE/Lgt29J7GqeFtOyaZ2bivZ7UkzcBpGz4+rDk0B6IQ+TA6bQg9pQttU0p
NiksN/dFCVjnRqKAHDUQdcV3up9rBEaukGpthwt3SSyUz4s5WDR8JZR9aiNjY4KmLfko/utFn82P
hOqO8QV8R+qn0HQX5L2kwBGGgaWwjsRGToGjZ3+opiTYpLkEEjlPVcs9XRMK0A056Tf/djaBkrSE
jCoq05viiNZSmXda2C9Er0CXo6uvpZ4tBzXE5E1d5mNCW5e4ES/jWTL2YYOnQHSdhDQ1t/u1kyEj
jDNzV6jRkco2tVw6nHgxccCorl9VTLjbxvgdqOfbnO4E79/+HO3hXDx5A8A5RR+enZzKbIQ+poRF
hI2ajziz9U/XY4t4ShrZt2NzB2x/PUVTKxaMh4QrgtqWn5EYooert1rqgk2vmV6e74A5+WiHlTSm
mLoTooHOQ2pRZjKwk0vXpkdk1u/z5on+wFLuiy5VNOLYfYGuOyshP+0VaAtzHJqadI0fgpzGW6Xf
J+emoDxOFCZSE8ODZ2b/8bbxw5bxTAcSIuHPRZiF1E1HowDpZ3+xpqanyBZUovBaEPjcNNG/+7aB
q73f2aBQMESRk8ElS3p/bbieCkm7U0ZtidPo/U4uk/Qo/piv2Q5VYjhB+QY5px5C2+kKuvCwIB/h
X2fptzBycJBA3LtulFFyyklVUwIeQQAkmRAxsWo0m6kj6e5/915bT7EOTkKd6f4iFkNxqUr6RNpU
R20NkLrV3ndRvjyJX5BsDNfDBiWdZDEEi1jApemOolrV9k81aOpKSsRgIzHMhxuFbD2Nso00R94D
nVzZA3BqoxGv7nr5L4YLQZB3NhXOFZ/PmaF4qU2lL59B1wfkhiNIqcyHxp++cvh3LeE7RsV/r1x+
/ipjlmRJ1zgwWrmbkNFTKiQsjgXPFmREwz8fBebRGipa8LmoTpNMHzZAGSpznTE52tcsR/8Fy/9H
mZr9VueuUGRLLVn7aozOQUwfC2F6r7SavdooEskIu0/01wLLMAoxZ4ych7MozsbnH293i5mGygt+
h/9XM2reKyKQQWNj1uWw4KU3wOVg+vteES41gJY1sjHGnTMUrUb8cyzrO2XHO+bTv41Vy1o0Uu4L
WA8mXcW4rbi4wOjO6Z6EompRBlVjmgNTZPIb9KKVDa2hO5h1zDwSgygiD953REjffJJP25jUOuir
uQUK2z1EwhH7/X78WNz+qABSYkCEFC994qnVpo6EQ777Hi1BwGx8VjT4eCdVAcp0Fzmd2SkGs5Wd
KgWtGLEuATWF/KtVDS9aFzB9RK7Ssw3X47D8PVmjXGAc6DjNTW8O11xdWkWFiHz9qsLkI5rEFtWu
QcI4WAKGZSOpVBtTgB3pFASggyksMJcF21eMKEw1KqFP8gNVXrmFpQo2pq6jOt9n0guh1ViAgnq7
/Vplik8oy52FFOlEOBJaL9W/EeNFrdxH+Vzr9d4jDhlaF3/DicblEbYZMxD4BxUQjH1zFNAAfMup
bYEDpHrrQJslt9yQnuGHrdgLjodYmPtiZ9iVTUhqtwKawhqVm4fMqzN3P0SHW7uwG7rE8/7W67cr
tiyGtoZUeDQNHOD6S8/QrBdiiG5ZRO8VFi7Xk6CQAa6FK2jqnuS7HbGV7dioyb7tUp5OCilrKKYv
4Ben0dItacxFWVdHlOG6VmrGwdfYNORf0gidh1EVwLHXgakfMc4Jo0FaLmv4zXN4fJEGDfgcI8zL
sxfyCFLmlpnOwwCc48srTwjAW4LNEzzSDfAD8tdZoEopLDoaq+/Y2F13DKhm5NouwUKheM6L7NbA
hYqziKGarEJWKjh+f8JefTvm7cIHkLK9pwLOv6zrvmfubuX8365geS+RxWqOdmLID1GBiiNCW9d9
WmDYGczAJ37myqObjquLztPbmYR+6YdEKpOGYzy9Iu3/F68jhg7CNgLPg8ZyN3jhy/fDBgSVCP4Z
7vSRN7n0CwTEBFa1JiSsyBcJ1uLHaiYWXxzlBDH10uW/BqFuJNGeNDNPijhsKLeFpystzsKce9AQ
ycX/tNxk3s6KUrQZWm4Eqvmm1+Jkj2S+2rbUvwIiLp1s45gV3DtwciFOCbLX6U7Ui06OzAXcwG1N
czBojEKstFGSE/IwB25VVe/QPPKrBHYzrUjSaEZdFHn+nEtB0VRjdiwSXEjsza38J0olBj2AFL6f
uixCkuQ4iZVuUZYmnV80WzjZe726xBWnx/VxvcQPXFnn+B1zpk626ofXKcBZ83ti0E61tsj9FiE+
9hf7ace/DNNqzXAPfksfGHZe68Z8MllMzodAEcUh4ZWx/Lu3vLiSy/DdkwX5wzkLJS+h795LMsiX
aPu7QkuDMOqPLV7+l2wOuV0yrJcfbbk8s1HpsrZvez3YPflp1bDxt4vXDcVTJg7JTqnN59C2Vz7V
NI/Gl9S097lQGGXnsQxfkNBkO6YrxEAwFccomeDS7wtlMK8jBzS2bcimYQ+f8eiSFpGNsHwAPVMp
GeHRHn4JkZLayY8FfLuPLOmVO4MvAcRfNPGvGA2tQuahW4zjRxYYEah3QEGVPOP03vSPTXINgUis
19HEsi05HeTqGOubteP3qZ9Oqscmy1tvHjQHRddtBfllMkMScpl9lMlmPGcInSVtwiVBn8y0JPlg
OkdpZffeu8W2ZMj5lAbgjJsEvnHv3CyZqvY5V3VonfQ/qubXKUtR74v8N8hVsOvRT2WwbtDRp4wk
52erbwvM1vycPsGEAtycNfhMWi6mDEEG8Wivk3Z5YwUGIzpZ+1PIqCZlDD+M771DV5ddoES6AEpG
yY3YgLWB/61yA/ebGwvWytrP2AQSmL5OGRR4Gl8kSQGQZEeLWxb5oTUL7QI/i5Olx49+SeMB8gSE
tSR/dQmaKprqcqz3aIFYFTLajIrvUmwB1dEZjTFztQ+2xfKRj8VQ8HEJfJKV2El4CJ6HnsQSgIa2
T2TB71f7sFzhKpQewtjjEk4NhIhWqX5h/KzeyZrqaVUTSLLP/YgO4eduXwGtl/8FMv3B3X2hUlvE
buiQBxuE/9Lb4Q3DMyamDpz0hpLsNeRnhSN2WC5pA+Thxwnnu3ThcOmZX/TKTR16vs783S1vCrx2
BLzZ0jvpz/+rQnCqlR6fh44GR3HbRJKfizBcehbnL+YSfOCKieQD5VwwySn4/tkSz4Bx+bByLMSF
XJhcCBft2GBabiLPjOFyq0UMDEv+qYInzVL88TAZRKDE4HA47y4yOPQw2+5SKFI61r+bmzPhrbKU
JqwIB8D6nEa2oajqnLIjZRt0DIEYCPLkB5qlI9IlNmJaAlW5gU4XwAQsE6p4XAkFY/GBeZFdni/1
01bnjaUBkkfQW+HbdB202OmMtBs2kujGp/wU66FROy/F9UvxXDz1JiKQAgl0fQ7aUhDZCyr/oVV4
8SZKdIqX9S52XUaY7KS2LG9HBGbz7TvgbO6MNfvaJIFg58v1TFZXnk++49ERblmdVhkYkTVLMGjd
1ZIHVrVctcZG3VgN4KS1nTPfF9bJ/0SLyeuB6bIPQRwS1RkvBSp4OzLNPS7vCryLlX3uRXHXuVY9
Ka3hvr2/tIcq3hcxAzGUdogsa+JQqKw9YJNtHYpGtJ7dr2BJfTkBZhyg69sPZ3TqW33e3s/Si03G
1Yfnyo5QSCEAAATHXwOvJvHAnJPqrpf/REQqdZKRqm44Pg16qWRedzK326IZtMpHDymkhZgLMmJk
WD5J9JjjDJ0x3rksiu3N8KORaG43ndglN5CvGvBWq3Y+dPM+glL+G09N5ReNg/AoRvMgJzRGyusI
DD8Vbdw/na/zFoTns3KSYQrqOmA0OXMMnZh/uiSTqt/w6noj3CjuZ1SYXKvhxgS9tHT+JCANO04e
jHKqO2xlKnNaEuLMC3F23R/CqssT1DI2SSv4PWelblsQfvBjanbyhdbQ9TGZCiESQCkwqt6XaOBU
kA9Jh8HoGleZF9XGbbKGm7TmgacwqxIbUfbv56CNqLnkzHKfDKw3AHWsgTmZO2FzLNIcQTlPtrbg
AStDf86M4bfVu8MWkyWWyjgOMnJocgjVH9LoFQ+rp6TpQPNWVrjaVboCq9GCt7HSaosATlIPNGRD
X7nN7cMMmTqQefaD16b6oTNJZWCaXrEbAwWyv+ky87PePd4aSySQ5j6HD6mPGxcpo7hQ0i8H21xA
HyVfbkM4EC0PRal2t0dVEWer8vLKJ8RJ4GEHcjeaOpejBMU3FVImDW3tVlV/51EjcmGOBxGTPfAS
Y1uIuhqK8tXiEmAMlnn4ehbm37GuGa52KOIXAxn2PTN/pBP2cD8UacrjkBj1krhfRdg2TWXQB9DJ
O4TNaQEDkLOTWfGDIpTJI+8qqOLOII36i4Rd+RYkZusAkWjcfkFOxsX80VaFexEmdggHvxIzygip
tEsJbF9sYgnlQG7m+EIBh9XouB87ksNJBL3aWXtwWp9kzt5t9CVy3INjzOZKv0xKpmclaSguTBhw
3Kka5avD/q7v4lgSo6Y8PhvQ6C1o0RiXdpVKar+AVIe5Mg1COlL7U5LJdxlTRKBxDEkr3i4MgPsc
/vo9CXW63op3RXxEEZHjRLEWPr72gfNPQAhVPPZjHfXIuhgQKQpJONXEbo83BlhH012vvZLaosKB
RJrP1jfinUJR4/zNTod4VWTYhbPAdpszJ6OLZshIPa0x91dpHEeB73rIe6pvxnzxaRi4+0CGernX
EP93yVWwZDmfhVMTjFyYZ2iIvBzhI0TZu1uDZ/WDj4chrr5YoN+UciFc5Q8chAelqxzZV3lMY62A
jyP9TEdHIWrN9lCud/QGqCmkGYDatB5mqmNm3bd/Xkr7aM5M8BPFC8zlpcnUYYCi8OEQB0Ycdasp
IpUE1yWsEUBKdKhM0Xz6+LDIb8cUh9xUU7tNCxPQPgI8mrxLPbr7KXtrmP/Qq2F+ojhyx6TaFDgw
7KC9dp7Kej2kKX7l3lLYanJLur0er1th1fonO46qaaU02vOgPqmiDhFE7XydESXgzX36+hTn/4gl
y6+RtlMZ1wP1bwWbb9swfkH/qAYfqdHDl1ANJqzPCWNT1S43MANQtLF7pnStL2c7Xvvryth0y13V
TtjnbzvkY12IC8l9PzMeI7Poy07wMz8IgBpE/vu9wyZQPxSxFVX1fQwa4BPUYhe/tWTMEyEfW/HA
Iu1Z9asN8GVXbc0rZQBswk+QPIJ5RhT3WFG7AN5NfKCXkPIJxxX7g9k0J7rnni9QgUpqsABGsvsI
DmfzMhiWhrPlUXaZZFReQzvqE0mqJiD+j5YPTZaREqIE7ChE4GZyN1Cjywg5g1HMiZgqA9s3alog
hebAR04tZQHiJ0Uh+USuQMcge5b6C15EXb+WliSQrpdMpsOly80c7ywPskzuyz2F0670RCXL4bfL
mnFVJQRy96eeOVMaTv13ip9jsF8WjqVx1eoa/GkB9oqMJlItBy9dFShJ3nZ8I7xS9A1EdZQxRQHF
bC2EbrqMYhonXP2QMno4z2i+ffUy5UsWULBeNkQOvqDjclxlU8MT7FX+gC/ah77peT69t1bDJMTJ
cHM/0+aWltWRiQ9leF1A6ZwANdRT7hc9zH6XjMKDTSe8yyATYbAdA38HYjdVaJmUlM4nm+kNn+C8
o/3B4lUjjvfTy0Qz8kBYVS9ryLMJ8uOniOpAdUmiohWs2G6VSB1NzI+ugL0Rv0LD/irX5KwGqRsi
qh7kfbc+u7pDGerqKEgxV0XzU7Ypu4oDJidAs4CRK2XfhW5OKIrJjkkGhRduaAMRBCUf/1Ifk3z8
/5D3F3Oytm5LawTuP+QPhslAEqxeqHYM1oRGogSfQAPM0inZgROhsTSYhIl9NCaboPG7Td/YRQkG
AAGcxB1mNZ5ugXlUFL9EXjPDjwdh/iMQec02pu1RF7g1cSb9hJMR8YamjPkstLtogXVHHv45jBHv
BOEOzeqertPxz7lnvVpDCOHFEn0v0p3B/Ssbtp1TlzhERyjK+ihIIHEzNLJ7uRsIuumSOG9QA8PS
qPmWyMFZrnxO7kESSq32ER2jyjR8JDoGkIwmNmbTucuCRQoGxnEIuuZz6SoLlGK1hTok2/LBI8nv
WZOsdWeixshxvN953he7xCeJ02CPWJ/CvQQhXEQEewMNAhBHcnGDR2EfkczPyaH/y25B/oo31og8
E0fe8HwgZv4iCYffwe21sWaCzytWt1lvQrH5xnvjE/LBSSr81G9ZKCztsojT9F4S0ihZblfPZ5ev
I4LpWyMUT9V1bXBpYeuuLSwNh72z6iTb9/42DaPN9Y4QGFz9wmD/tL72H63cVA1w4sbJQVSNcBr6
Wg+451AmPx/17iR8GYfS6DYzIiPglBWCIHInwwDHA3PwQRDySEFiwIxEMhy+VWiGw4roi8B49uS2
3g3VhAWQYWVmHaJQRwQvu8sVXKzq7Gjw4Oh8dSTITfy7HZYC059tKPC/NU/CwMZ2eAwYzSnLXBEh
COu4B6Huf7K0QKu4udcHGRSohloynesXW8m2uNxLA2cJJom+oU+/QQKkmxtjkVKOnDaOITIafJs+
OIJ4c9oEp4Z197E5BIcv74/6LTM+W3XXHzdgFVskTlyiThTJWFwV1xh8Bggj0YtZ7opFu4fx5QBw
w06lgBTLmxx0m4/APrq4yVkKixMA0AkgO13O6CV+z0z/yBFUWDEQdt21XAeBbjkVyL9jCrf39bQ8
QvzIOvc0mjVtvsl/aif+Mpr0IMwJEFoWx2OyYl0a8NgxA6Un/wGIQOXjSXDsezhHTaUntg9JVTPZ
s+GBuiu/98Kv0HEaVLkVCwWUOZUye794SIQwIMfodxwO8oL9YhldGRdif6MttPkYkeLQvtLDtkJX
xjeH6wQQrBhhAfchZyyWBdVWrMswy9+xivtaWVaUDwRDn7bZasNjdfOkKH6huK+AtKmtx18L7++i
qFZvHPAM2d0t01q/6tg8N3RwP+wFowuwlg9aLAL4D4JyDdEgB/VlJHgS/rT453mqRUk+M4wwyVSZ
GpDidR/jSBV2bxcCF2cMGd0goWDu8tdaaLZfcj0Ygg4hOr0Frd6Nk8r7L6CeHzfU5FeyZag3fHIp
Wu/Wx7FI39lfaa4qfVcxjGAVMjyuvJABUmzvLkaVj1nZaHUuGDzuLcSB87avWRbkEMopiKhGdC+c
YvAehRsH03Vto/gECindnIUnUxQfyrOvIoYPpR9MwcuN4LwdISoK3d4yT4MH4ZXH4RUtPohGKhu3
nYKwu+Ds7JlpiPZVUd0jUXsrh1YVKNGGOSLW9Y8PYXT2bkzXcindCAyuE10q1wIZit7D9Xs3Exou
fHp+jHCaFtT1+gbfmO/Gd0qRVx2/XZ5+4c36VbhOH/yA+ShRoqO+TVJUNsnf9z8g8fraZkyDE1d4
CS6hju2UMnQjeBJe+J0qykZSt1Tw0HOEsKwTvWzVVTXzUxU3dBu8aSp2WARE7Qv4IvsOgZAHJL6R
r1fRwKmm2b17lbQTo231cdXENYxb0x7+Gbs1DYfOuirHJY0sop3MIzq0OKMttGkNxgtdWQQUyqub
R4BGFGqQ9p/z/stj2nLz7ZQW1DhU/tDo1Ngil1DuebsgQ3hhkqHmaOJ1lRFb8VjJNy08QjQGUSqU
F5qRnFSjsfaJgjgnXMzgtoaFCCGk4DZ93G8nKx4FSZMOIRj7kpogJDKCxiQaHgBgGX7LkwawUm8g
XWxcSgJKZMbOmAtnTJVBs+0Wmzvw7weTJ4jVMC6E7msOxvtaQbIm7dWCx6rZ9n3bGrg7mByEwqQZ
ZHIk3o37Whw39c6mqoZDo69CobkmMf/i1SHnm5QN28iyztsrrQAYoQErYO68BEU/RkIZic+Wgw6w
oCGxpDmREkZs2ltIXkwWIJAk36O/TptvmeO8Qa0GB8DT8g6+QkiTaF9tEyZkHlnkFuQsh3gB1pRo
AAobupr7ZMLv40gzMlezh4HmQFcSSGxQzC4V5NH/WKQQGutis+bSfjlHkWse5IeNJF2wXfnEjgtI
iGYcV6SCqBml21K1c9vDlf/8l1CQnqyfciYJ95N7tgqh1oSNMzh4aN535KYr2H8pjnCN4lh/YLyq
s+tdsxCFWoZHRXpfFCa7BgpDabrJUkjRtl2PCHQWYBSRr//WODx1pROdbeFUH92jBB23Me0T+uQA
VPuWV6g89fjVi2IVeldSdJCFRxfX3CG3rmYdDbCw1LdrVtcnmVZftYuqRlDFrRFbpZhOkkK5i8Bz
q4qaC9v8MZp2zUuD298wUQKcE2Fs8YdOCVP/vJ7oAgNVtjrTty3tJxgy3+FQrfOtYORS48jgm1vP
ZIpSczZtp6N8Z6nukLUWtfoIphPwWzkwJInsK5Sb
`protect end_protected
| mit | 6b7006e5d5f836d44bca915626292252 | 0.951551 | 1.8373 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fadd_fmul_2AXI.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 1;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 0;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FADD_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 722173d7425ae4f9aa5feb488840fe2f | 0.567707 | 3.729005 | false | false | false | false |
malkadi/FGPU | RTL/cache.vhd | 1 | 12,075 | -- libraries -------------------------------------------------------------------------------------------{{{
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library work;
use work.all;
use work.FGPU_definitions.all;
---------------------------------------------------------------------------------------------------------}}}
entity cache is -- {{{
port(
-- port a
wea : in std_logic_vector(CACHE_N_BANKS*DATA_W/8-1 downto 0);
ena : in std_logic;
addra : in unsigned(M+L-1 downto 0);
dia : in std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
doa : out std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0) := (others=>'0');
-- port b
enb, enb_be : in std_logic;
wr_fifo_rqst_addr : in cache_addr_array(N_WR_FIFOS-1 downto 0);
rd_fifo_rqst_addr : in cache_addr_array(N_AXI-1 downto 0);
wr_fifo_dout : in cache_word_array(N_WR_FIFOS-1 downto 0);
rd_fifo_din_v : out std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
dob : out std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0) := (others=>'0');
-- ticket signals
ticket_rqst_wr : in std_logic_vector(N_WR_FIFOS-1 downto 0);
ticket_ack_wr_fifo : out std_logic_vector(N_WR_FIFOS-1 downto 0) := (others=>'0');
ticket_rqst_rd : in std_logic_vector(N_AXI-1 downto 0);
ticket_ack_rd_fifo : out std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
-- be signals
be_rdData : out std_logic_vector (DATA_W/8*2**N-1 downto 0) := (others=>'0');
clk, nrst : in std_logic
);
end cache; -- }}}
architecture Behavioral of cache is
-- internal signals definitions {{{
signal ticket_ack_wr_fifo_n : std_logic_vector(N_WR_FIFOS-1 downto 0) := (others=>'0');
signal ticket_ack_rd_fifo_n : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal ticket_ack_wr_fifo_i : std_logic_vector(N_WR_FIFOS-1 downto 0) := (others=>'0');
signal ticket_ack_rd_fifo_i : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
-- }}}
-- constants and functions {{{
CONSTANT COL_W : natural := 8;
CONSTANT N_COL : natural := 4*2**N;
--}}}
-- cache definition {{{
type cache_bank_type is array(0 to 2**(M+L)-1) of std_logic_vector(N_COL*COL_W-1 downto 0);
shared variable cache : cache_bank_type := (others=>(others=>'0'));
-- }}}
-- port b signals & ticketing system {{{
signal addrb, addrb_n : unsigned((M+L)-1 downto 0) := (others=>'0');
signal dib, doa_n, dob_n : std_logic_vector((2**N)*DATA_W-1 downto 0) := (others=>'0');
signal web : std_logic_vector((2**N)*DATA_W/8-1 downto 0) := (others=>'0');
signal rd_fifo_din_v_p0 : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal rd_fifo_din_v_p1 : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal rd_fifo_rqst_addr_inc : unsigned((M+L)-1 downto 0) := (others=>'0');
signal rd_fifo_rqst_addr_inc_n : unsigned((M+L)-1 downto 0) := (others=>'0');
signal wr_fifo_dout_d0 : cache_word_array(N_WR_FIFOS-1 downto 0) := (others=>(others=>'0'));
signal ticket_ack_vec : std_logic_vector(2**BURST_WORDS_W/CACHE_N_BANKS-1 downto 0) := (others=>'0');
signal ticket_ack_wr_vec : std_logic_vector(2**BURST_WORDS_W/CACHE_N_BANKS-1 downto 0) := (others=>'0');
signal ticket_ack_rd_vec : std_logic_vector(2**BURST_WORDS_W/CACHE_N_BANKS-1 downto 0) := (others=>'0');
signal ticket_ack_vec_d0 : std_logic_vector(2**BURST_WORDS_W/CACHE_N_BANKS-1 downto 0) := (others=>'0');
signal ticket_ack_wr_vec_d0 : std_logic_vector(2**BURST_WORDS_W/CACHE_N_BANKS-1 downto 0) := (others=>'0');
signal ticket_ack_rd_vec_d0 : std_logic_vector(2**BURST_WORDS_W/CACHE_N_BANKS-1 downto 0) := (others=>'0');
signal ticket_ack_vec_n : std_logic := '0';
signal ticket_ack_wr_vec_n : std_logic := '0';
signal ticket_ack_rd_vec_n : std_logic := '0';
signal wr_fifo_ack_indx_n : integer range 0 to N_WR_FIFOS-1 := 0;
signal wr_fifo_ack_indx : integer range 0 to N_WR_FIFOS-1 := 0;
signal wr_fifo_ack_indx_d0 : integer range 0 to N_WR_FIFOS-1 := 0;
signal rd_fifo_ack_indx_n : integer range 0 to N_AXI-1 := 0;
signal rd_fifo_ack_indx : integer range 0 to N_AXI-1 := 0;
signal rd_fifo_ack_indx_d0 : integer range 0 to N_AXI-1 := 0;
signal wr_fifo_rqst_addr_d0 : cache_addr_array(N_WR_FIFOS-1 downto 0) := (others=>(others=>'0'));
signal rd_fifo_rqst_addr_d0 : cache_addr_array(N_AXI-1 downto 0) := (others=>(others=>'0'));
-- }}}
-- be signals{{{
type be_mem_type is array(0 to 2**(M+L)-1) of std_logic_vector(2**N*DATA_W/8-1 downto 0);
shared variable be : be_mem_type := (others=>(others=>'0'));
signal be_we : std_logic := '0';
attribute max_fanout of wr_fifo_ack_indx_d0 : signal is 60;
signal be_rdData_n : std_logic_vector (DATA_W/8*2**N-1 downto 0) := (others=>'0');
---}}}
begin
-- internal signals assignments -------------------------------------------------------------------------{{{
ticket_ack_wr_fifo <= ticket_ack_wr_fifo_i;
ticket_ack_rd_fifo <= ticket_ack_rd_fifo_i;
---------------------------------------------------------------------------------------------------------}}}
-- error handling -------------------------------------------------------------------------------------------{{{
-- assert(addra(7 downto 0) /= X"B7" or addra(8) /= '0' or wea(7 downto 4) /= X"F");
---------------------------------------------------------------------------------------------------------}}}
-- be -------------------------------------------------------------------------------------------{{{
process(clk)
begin
if rising_edge(clk) then
if ena = '1' then
-- if to_integer(addra) = 11 and wea /= (wea'range => '0') then
-- report "Address B written";
-- end if;
for j in 0 to 2**N*DATA_W/8-1 loop
if wea(j) = '1' then
be(to_integer(addra))(j) := '1';
end if;
end loop;
end if;
end if;
end process;
process(clk)
begin
if rising_edge(clk) then
be_rdData_n <= be(to_integer(addrb));
if be_we = '1' then
be(to_integer(addrb)) := (others=>'0');
end if;
if enb_be = '1' then
be_rdData <= be_rdData_n;
end if;
end if;
end process;
---------------------------------------------------------------------------------------------------------}}}
-- cache port b control -------------------------------------------------------------------------------------------{{{
assert(ticket_ack_rd_vec = (ticket_ack_rd_vec'reverse_range=>'0') or ticket_ack_wr_vec = (ticket_ack_wr_vec'reverse_range=>'0'));
process(clk)
begin
if rising_edge(clk) then
ticket_ack_wr_fifo_i <= ticket_ack_wr_fifo_n;
ticket_ack_rd_fifo_i <= ticket_ack_rd_fifo_n;
wr_fifo_dout_d0 <= wr_fifo_dout;
ticket_ack_vec(ticket_ack_vec'high-1 downto 0) <= ticket_ack_vec(ticket_ack_vec'high downto 1);
ticket_ack_vec(ticket_ack_vec'high) <= ticket_ack_vec_n;
ticket_ack_vec_d0 <= ticket_ack_vec;
ticket_ack_wr_vec(ticket_ack_wr_vec'high-1 downto 0) <= ticket_ack_wr_vec(ticket_ack_wr_vec'high downto 1);
ticket_ack_wr_vec(ticket_ack_wr_vec'high) <= ticket_ack_wr_vec_n;
ticket_ack_wr_vec_d0 <= ticket_ack_wr_vec;
ticket_ack_rd_vec(ticket_ack_rd_vec'high-1 downto 0) <= ticket_ack_rd_vec(ticket_ack_rd_vec'high downto 1);
ticket_ack_rd_vec(ticket_ack_rd_vec'high) <= ticket_ack_rd_vec_n;
ticket_ack_rd_vec_d0 <= ticket_ack_rd_vec;
wr_fifo_ack_indx <= wr_fifo_ack_indx_n;
rd_fifo_ack_indx <= rd_fifo_ack_indx_n;
wr_fifo_ack_indx_d0 <= wr_fifo_ack_indx;
rd_fifo_ack_indx_d0 <= rd_fifo_ack_indx;
wr_fifo_rqst_addr_d0 <= wr_fifo_rqst_addr;
rd_fifo_rqst_addr_d0 <= rd_fifo_rqst_addr;
-- write path
web <= (others=>'0');
dib <= wr_fifo_dout_d0(wr_fifo_ack_indx_d0);
if ticket_ack_wr_vec_d0 /= (ticket_ack_wr_vec_d0'reverse_range => '0') then
addrb <= wr_fifo_rqst_addr_d0(wr_fifo_ack_indx_d0);
web <= (others=>'1');
end if;
-- read path
be_we <= '0';
rd_fifo_din_v_p1 <= (others=>'0');
if ticket_ack_rd_vec_d0 /= (ticket_ack_rd_vec_d0'reverse_range => '0') then
addrb <= rd_fifo_rqst_addr_inc;
rd_fifo_din_v_p1(rd_fifo_ack_indx_d0) <= '1';
be_we <= '1';
end if;
rd_fifo_din_v_p0 <= rd_fifo_din_v_p1;
rd_fifo_din_v <= rd_fifo_din_v_p0;
if nrst = '0' then
rd_fifo_rqst_addr_inc <= (others=>'0');
else
rd_fifo_rqst_addr_inc <= rd_fifo_rqst_addr_inc_n;
end if;
end if;
end process;
process(ticket_rqst_wr, ticket_rqst_rd, ticket_ack_vec, wr_fifo_ack_indx, rd_fifo_ack_indx, rd_fifo_rqst_addr_inc, rd_fifo_rqst_addr_d0, ticket_ack_rd_vec_d0)
variable wr_served: boolean := false;
begin
ticket_ack_wr_fifo_n <= (others=>'0');
ticket_ack_rd_fifo_n <= (others=>'0');
ticket_ack_vec_n <= '0';
ticket_ack_wr_vec_n <= '0';
ticket_ack_rd_vec_n <= '0';
wr_fifo_ack_indx_n <= wr_fifo_ack_indx;
rd_fifo_ack_indx_n <= rd_fifo_ack_indx;
rd_fifo_rqst_addr_inc_n <= rd_fifo_rqst_addr_inc;
if ticket_ack_rd_vec_d0(ticket_ack_rd_vec_d0'high downto 1) /= (0 to ticket_ack_rd_vec_d0'high-1 =>'0') then
rd_fifo_rqst_addr_inc_n <= rd_fifo_rqst_addr_inc + 1;
else
rd_fifo_rqst_addr_inc_n <= rd_fifo_rqst_addr_d0(rd_fifo_ack_indx);
end if;
wr_served := false;
for i in 0 to N_WR_FIFOS-1 loop
-- if ticket_rqst_wr(i) = '1' and ticket_ack_vec = (ticket_ack_vec'range=>'0') then
if ticket_rqst_wr(i) = '1' and ticket_ack_vec(ticket_ack_vec'high downto 1) = (0 to ticket_ack_vec'high-1 =>'0') then
ticket_ack_wr_fifo_n(i) <= '1';
wr_served := true;
ticket_ack_vec_n <= '1';
ticket_ack_wr_vec_n <= '1';
wr_fifo_ack_indx_n <= i;
exit;
end if;
end loop;
if wr_served = false then
for i in 0 to N_AXI-1 loop
if ticket_rqst_rd(i) = '1' and ticket_ack_vec(ticket_ack_vec'high downto 1) = (0 to ticket_ack_vec'high-1 =>'0') then
ticket_ack_rd_fifo_n(i) <= '1';
ticket_ack_vec_n <= '1';
ticket_ack_rd_vec_n <= '1';
rd_fifo_ack_indx_n <= i;
-- rd_fifo_rqst_addr_inc_n <= rd_fifo_rqst_addr(i);
exit;
end if;
end loop;
end if;
end process;
---------------------------------------------------------------------------------------------------------}}}
-- cache mems -------------------------------------------------------------------------------------------{{{
process(clk)
begin
if rising_edge(clk) then
doa_n <= cache(to_integer(addra));
for j in 0 to N_COL-1 loop
if wea(j) = '1' then
cache(to_integer(addra))((j+1)*COL_W-1 downto j*COL_W) := dia((j+1)*COL_W-1 downto j*COL_W);
end if;
end loop;
if ena = '1' then
doa <= doa_n;
end if;
end if;
end process;
process(clk)
begin
if rising_edge(clk) then
if enb = '1' then
dob <= dob_n;
end if;
dob_n <= cache(to_integer(addrb));
-- assert(web = (web'range => '0') or dib /= (dib'range => '0')) severity failure;
for j in 0 to N_COL-1 loop
if web(j) = '1' then
cache(to_integer(addrb))((j+1)*COL_W-1 downto j*COL_W) := dib((j+1)*COL_W-1 downto j*COL_W);
end if;
end loop;
end if;
end process;
---------------------------------------------------------------------------------------------------------}}}
end Behavioral;
| gpl-3.0 | 4c3b59826f32957602ea4bddb206957c | 0.504679 | 3.157688 | false | false | false | false |
joalcava/sparcv8-monocicle | Test_signExtUnit.vhd | 1 | 2,189 | --------------------------------------------------------------------------------
-- Company:
-- Engineer:
--
-- Create Date: 16:20:42 10/06/2016
-- Design Name:
-- Module Name: C:/Users/utp.CRIE/Desktop/sparcv8-monocicle/Test_signExtUnit.vhd
-- Project Name: monocicle-sparcv8
-- Target Device:
-- Tool versions:
-- Description:
--
-- VHDL Test Bench Created by ISE for module: sign_ext_unit
--
-- Dependencies:
--
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
--
-- Notes:
-- This testbench has been automatically generated using types std_logic and
-- std_logic_vector for the ports of the unit under test. Xilinx recommends
-- that these types always be used for the top-level I/O of a design in order
-- to guarantee that the testbench will bind correctly to the post-implementation
-- simulation model.
--------------------------------------------------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
ENTITY Test_signExtUnit IS
END Test_signExtUnit;
ARCHITECTURE behavior OF Test_signExtUnit IS
-- Component Declaration for the Unit Under Test (UUT)
COMPONENT sign_ext_unit
PORT(
entrada : IN std_logic_vector(12 downto 0);
salida : OUT std_logic_vector(31 downto 0)
);
END COMPONENT;
--Inputs
signal entrada : std_logic_vector(12 downto 0) := (others => '0');
--Outputs
signal salida : std_logic_vector(31 downto 0);
-- No clocks detected in port list. Replace <clock> below with
-- appropriate port name
BEGIN
-- Instantiate the Unit Under Test (UUT)
uut: sign_ext_unit PORT MAP (
entrada => entrada,
salida => salida
);
-- Stimulus process
stim_proc: process
begin
-- hold reset state for 100 ns.
entrada <= "1111111111111";
wait for 100 ns;
entrada <= "0011111111111";
wait for 100 ns;
entrada <= "1010101010101";
wait for 100 ns;
-- insert stimulus here
wait;
end process;
END;
| gpl-3.0 | 92c7beacd814348e5830de8493ad9e3c | 0.612152 | 4.130189 | false | true | false | false |
dtysky/LD3320_AXI | hdl/LD3320_AXI_v1_0.vhd | 1 | 4,445 | library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity LD3320_AXI_v1_0 is
generic (
-- Users to add parameters here
-- User parameters ends
-- Do not modify the parameters beyond this line
-- Parameters of Axi Slave Bus Interface S00_AXI
C_S00_AXI_DATA_WIDTH : integer := 32;
C_S00_AXI_ADDR_WIDTH : integer := 4
);
port (
-- Users to add ports here
inclk,inclk_n:in std_logic;
clk_voice:out std_logic;
n_wr,n_cs,n_rd,n_rst:out std_logic:='1';
n_int:in std_logic:='0';
add_en:out std_logic:='0';
data_voice:inout std_logic_vector(7 downto 0);
-- User ports ends
-- Do not modify the ports beyond this line
-- Ports of Axi Slave Bus Interface S00_AXI
s00_axi_aclk : in std_logic;
s00_axi_aresetn : in std_logic;
s00_axi_awaddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
s00_axi_awprot : in std_logic_vector(2 downto 0);
s00_axi_awvalid : in std_logic;
s00_axi_awready : out std_logic;
s00_axi_wdata : in std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
s00_axi_wstrb : in std_logic_vector((C_S00_AXI_DATA_WIDTH/8)-1 downto 0);
s00_axi_wvalid : in std_logic;
s00_axi_wready : out std_logic;
s00_axi_bresp : out std_logic_vector(1 downto 0);
s00_axi_bvalid : out std_logic;
s00_axi_bready : in std_logic;
s00_axi_araddr : in std_logic_vector(C_S00_AXI_ADDR_WIDTH-1 downto 0);
s00_axi_arprot : in std_logic_vector(2 downto 0);
s00_axi_arvalid : in std_logic;
s00_axi_arready : out std_logic;
s00_axi_rdata : out std_logic_vector(C_S00_AXI_DATA_WIDTH-1 downto 0);
s00_axi_rresp : out std_logic_vector(1 downto 0);
s00_axi_rvalid : out std_logic;
s00_axi_rready : in std_logic
);
end LD3320_AXI_v1_0;
architecture arch_imp of LD3320_AXI_v1_0 is
-- component declaration
component LD3320_AXI_v1_0_S00_AXI is
generic (
C_S_AXI_DATA_WIDTH : integer := 32;
C_S_AXI_ADDR_WIDTH : integer := 4
);
port (
inclk,inclk_n:in std_logic;
clk_voice:out std_logic;
n_wr,n_cs,n_rd,n_rst:out std_logic:='1';
n_int:in std_logic:='0';
add_en:out std_logic:='0';
data_voice:inout std_logic_vector(7 downto 0);
S_AXI_ACLK : in std_logic;
S_AXI_ARESETN : in std_logic;
S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
S_AXI_AWPROT : in std_logic_vector(2 downto 0);
S_AXI_AWVALID : in std_logic;
S_AXI_AWREADY : out std_logic;
S_AXI_WDATA : in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
S_AXI_WSTRB : in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
S_AXI_WVALID : in std_logic;
S_AXI_WREADY : out std_logic;
S_AXI_BRESP : out std_logic_vector(1 downto 0);
S_AXI_BVALID : out std_logic;
S_AXI_BREADY : in std_logic;
S_AXI_ARADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
S_AXI_ARPROT : in std_logic_vector(2 downto 0);
S_AXI_ARVALID : in std_logic;
S_AXI_ARREADY : out std_logic;
S_AXI_RDATA : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
S_AXI_RRESP : out std_logic_vector(1 downto 0);
S_AXI_RVALID : out std_logic;
S_AXI_RREADY : in std_logic
);
end component LD3320_AXI_v1_0_S00_AXI;
begin
-- Instantiation of Axi Bus Interface S00_AXI
LD3320_AXI_v1_0_S00_AXI_inst : LD3320_AXI_v1_0_S00_AXI
generic map (
C_S_AXI_DATA_WIDTH => C_S00_AXI_DATA_WIDTH,
C_S_AXI_ADDR_WIDTH => C_S00_AXI_ADDR_WIDTH
)
port map (
inclk=>inclk,
inclk_n=>inclk_n,
clk_voice=>clk_voice,
n_wr=>n_wr,
n_cs=>n_cs,
n_rd=>n_rd,
n_rst=>n_rst,
n_int=>n_int,
add_en=>add_en,
data_voice=>data_voice,
S_AXI_ACLK => s00_axi_aclk,
S_AXI_ARESETN => s00_axi_aresetn,
S_AXI_AWADDR => s00_axi_awaddr,
S_AXI_AWPROT => s00_axi_awprot,
S_AXI_AWVALID => s00_axi_awvalid,
S_AXI_AWREADY => s00_axi_awready,
S_AXI_WDATA => s00_axi_wdata,
S_AXI_WSTRB => s00_axi_wstrb,
S_AXI_WVALID => s00_axi_wvalid,
S_AXI_WREADY => s00_axi_wready,
S_AXI_BRESP => s00_axi_bresp,
S_AXI_BVALID => s00_axi_bvalid,
S_AXI_BREADY => s00_axi_bready,
S_AXI_ARADDR => s00_axi_araddr,
S_AXI_ARPROT => s00_axi_arprot,
S_AXI_ARVALID => s00_axi_arvalid,
S_AXI_ARREADY => s00_axi_arready,
S_AXI_RDATA => s00_axi_rdata,
S_AXI_RRESP => s00_axi_rresp,
S_AXI_RVALID => s00_axi_rvalid,
S_AXI_RREADY => s00_axi_rready
);
-- Add user logic here
-- User logic ends
end arch_imp;
| mit | a66e3021052302a7621f1ffb1bda129a | 0.648369 | 2.405303 | false | false | false | false |
jpidancet/mips | rtl/cpu_memory.vhd | 1 | 1,370 | library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.ALL;
entity cpu_memory is
port (regwrite : in std_logic;
memtoreg : in std_logic;
memread : in std_logic;
memwrite : in std_logic;
aluout : in std_logic_vector(31 downto 0);
writedata : in std_logic_vector(31 downto 0);
writereg : in std_logic_vector(4 downto 0);
regwrite_n : out std_logic;
memtoreg_n : out std_logic;
aluout_n : out std_logic_vector(31 downto 0);
readdata_n : out std_logic_vector(31 downto 0);
writereg_n : out std_logic_vector(4 downto 0);
data_addr : out std_logic_vector(31 downto 0);
data_read : out std_logic;
data_in : in std_logic_vector(31 downto 0);
data_write : out std_logic;
data_out : out std_logic_vector(31 downto 0));
end entity cpu_memory;
architecture rtl of cpu_memory is
begin
regwrite_n <= regwrite;
memtoreg_n <= memtoreg;
aluout_n <= aluout;
writereg_n <= writereg;
data_addr <= aluout;
data_read <= memread;
data_write <= memwrite;
data_out <= writedata;
readdata_n <= data_in;
end architecture rtl;
| isc | d3e92e4ea227a35042063aa5c672ad43 | 0.552555 | 3.614776 | false | false | false | false |
dtysky/LD3320_AXI | src/LIST/LIST_funcsim.vhdl | 1 | 47,409 | -- Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2014.2 (win64) Build 928826 Thu Jun 5 18:21:07 MDT 2014
-- Date : Wed Sep 10 03:38:08 2014
-- Host : Dtysky running 64-bit major release (build 9200)
-- Command : write_vhdl -force -mode funcsim
-- d:/spira_heaven/0-myworks/ld3320_axi/ld3320_axi_1.0/src/LIST/LIST_funcsim.vhdl
-- Design : LIST
-- Purpose : This VHDL netlist is a functional simulation representation of the design and should not be modified or
-- synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device : xc7z010clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LIST_blk_mem_gen_prim_wrapper is
port (
doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
clkb : in STD_LOGIC;
clka : in STD_LOGIC;
wea : in STD_LOGIC_VECTOR ( 0 to 0 );
addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of LIST_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end LIST_blk_mem_gen_prim_wrapper;
architecture STRUCTURE of LIST_blk_mem_gen_prim_wrapper is
signal \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_10_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_11_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_16_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_17_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_18_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_19_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_1_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_24_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_25_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_26_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_27_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_2_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_33_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_35_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_3_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_8_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
signal \n_9_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : STD_LOGIC;
attribute box_type : string;
attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
generic map(
DOA_REG => 0,
DOB_REG => 0,
INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
INIT_A => X"00000",
INIT_B => X"00000",
INIT_FILE => "NONE",
IS_CLKARDCLK_INVERTED => '0',
IS_CLKBWRCLK_INVERTED => '0',
IS_ENARDEN_INVERTED => '0',
IS_ENBWREN_INVERTED => '0',
IS_RSTRAMARSTRAM_INVERTED => '0',
IS_RSTRAMB_INVERTED => '0',
IS_RSTREGARSTREG_INVERTED => '0',
IS_RSTREGB_INVERTED => '0',
RAM_MODE => "SDP",
RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
READ_WIDTH_A => 36,
READ_WIDTH_B => 0,
RSTREG_PRIORITY_A => "REGCE",
RSTREG_PRIORITY_B => "REGCE",
SIM_COLLISION_CHECK => "ALL",
SIM_DEVICE => "7SERIES",
SRVAL_A => X"00000",
SRVAL_B => X"00000",
WRITE_MODE_A => "WRITE_FIRST",
WRITE_MODE_B => "WRITE_FIRST",
WRITE_WIDTH_A => 0,
WRITE_WIDTH_B => 36
)
port map (
ADDRARDADDR(13) => '0',
ADDRARDADDR(12 downto 5) => addrb(7 downto 0),
ADDRARDADDR(4) => '0',
ADDRARDADDR(3) => '0',
ADDRARDADDR(2) => '0',
ADDRARDADDR(1) => '0',
ADDRARDADDR(0) => '0',
ADDRBWRADDR(13) => '0',
ADDRBWRADDR(12 downto 5) => addra(7 downto 0),
ADDRBWRADDR(4) => '0',
ADDRBWRADDR(3) => '0',
ADDRBWRADDR(2) => '0',
ADDRBWRADDR(1) => '0',
ADDRBWRADDR(0) => '0',
CLKARDCLK => clkb,
CLKBWRCLK => clka,
DIADI(15) => '0',
DIADI(14) => '0',
DIADI(13) => '0',
DIADI(12) => '0',
DIADI(11) => '0',
DIADI(10) => '0',
DIADI(9 downto 8) => dina(3 downto 2),
DIADI(7) => '0',
DIADI(6) => '0',
DIADI(5) => '0',
DIADI(4) => '0',
DIADI(3) => '0',
DIADI(2) => '0',
DIADI(1 downto 0) => dina(1 downto 0),
DIBDI(15) => '0',
DIBDI(14) => '0',
DIBDI(13) => '0',
DIBDI(12) => '0',
DIBDI(11) => '0',
DIBDI(10) => '0',
DIBDI(9 downto 8) => dina(7 downto 6),
DIBDI(7) => '0',
DIBDI(6) => '0',
DIBDI(5) => '0',
DIBDI(4) => '0',
DIBDI(3) => '0',
DIBDI(2) => '0',
DIBDI(1 downto 0) => dina(5 downto 4),
DIPADIP(1) => '0',
DIPADIP(0) => '0',
DIPBDIP(1) => '0',
DIPBDIP(0) => '0',
DOADO(15) => \n_0_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(14) => \n_1_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(13) => \n_2_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(12) => \n_3_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(11) => \n_4_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(10) => \n_5_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(9 downto 8) => doutb(3 downto 2),
DOADO(7) => \n_8_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(6) => \n_9_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(5) => \n_10_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(4) => \n_11_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(3) => \n_12_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(2) => \n_13_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOADO(1 downto 0) => doutb(1 downto 0),
DOBDO(15) => \n_16_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(14) => \n_17_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(13) => \n_18_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(12) => \n_19_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(11) => \n_20_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(10) => \n_21_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(9 downto 8) => doutb(7 downto 6),
DOBDO(7) => \n_24_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(6) => \n_25_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(5) => \n_26_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(4) => \n_27_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(3) => \n_28_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(2) => \n_29_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOBDO(1 downto 0) => doutb(5 downto 4),
DOPADOP(1) => \n_32_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOPADOP(0) => \n_33_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOPBDOP(1) => \n_34_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
DOPBDOP(0) => \n_35_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\,
ENARDEN => '1',
ENBWREN => wea(0),
REGCEAREGCE => '0',
REGCEB => '0',
RSTRAMARSTRAM => '0',
RSTRAMB => '0',
RSTREGARSTREG => '0',
RSTREGB => '0',
WEA(1) => '0',
WEA(0) => '0',
WEBWE(3) => '1',
WEBWE(2) => '1',
WEBWE(1) => '1',
WEBWE(0) => '1'
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LIST_blk_mem_gen_prim_width is
port (
doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
clkb : in STD_LOGIC;
clka : in STD_LOGIC;
wea : in STD_LOGIC_VECTOR ( 0 to 0 );
addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of LIST_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end LIST_blk_mem_gen_prim_width;
architecture STRUCTURE of LIST_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.LIST_blk_mem_gen_prim_wrapper
port map (
addra(7 downto 0) => addra(7 downto 0),
addrb(7 downto 0) => addrb(7 downto 0),
clka => clka,
clkb => clkb,
dina(7 downto 0) => dina(7 downto 0),
doutb(7 downto 0) => doutb(7 downto 0),
wea(0) => wea(0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LIST_blk_mem_gen_generic_cstr is
port (
doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
clkb : in STD_LOGIC;
clka : in STD_LOGIC;
wea : in STD_LOGIC_VECTOR ( 0 to 0 );
addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of LIST_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end LIST_blk_mem_gen_generic_cstr;
architecture STRUCTURE of LIST_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.LIST_blk_mem_gen_prim_width
port map (
addra(7 downto 0) => addra(7 downto 0),
addrb(7 downto 0) => addrb(7 downto 0),
clka => clka,
clkb => clkb,
dina(7 downto 0) => dina(7 downto 0),
doutb(7 downto 0) => doutb(7 downto 0),
wea(0) => wea(0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LIST_blk_mem_gen_top is
port (
doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
clkb : in STD_LOGIC;
clka : in STD_LOGIC;
wea : in STD_LOGIC_VECTOR ( 0 to 0 );
addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of LIST_blk_mem_gen_top : entity is "blk_mem_gen_top";
end LIST_blk_mem_gen_top;
architecture STRUCTURE of LIST_blk_mem_gen_top is
begin
\valid.cstr\: entity work.LIST_blk_mem_gen_generic_cstr
port map (
addra(7 downto 0) => addra(7 downto 0),
addrb(7 downto 0) => addrb(7 downto 0),
clka => clka,
clkb => clkb,
dina(7 downto 0) => dina(7 downto 0),
doutb(7 downto 0) => doutb(7 downto 0),
wea(0) => wea(0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LIST_blk_mem_gen_v8_2_synth is
port (
doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
clkb : in STD_LOGIC;
clka : in STD_LOGIC;
wea : in STD_LOGIC_VECTOR ( 0 to 0 );
addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
dina : in STD_LOGIC_VECTOR ( 7 downto 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of LIST_blk_mem_gen_v8_2_synth : entity is "blk_mem_gen_v8_2_synth";
end LIST_blk_mem_gen_v8_2_synth;
architecture STRUCTURE of LIST_blk_mem_gen_v8_2_synth is
begin
\gnativebmg.native_blk_mem_gen\: entity work.LIST_blk_mem_gen_top
port map (
addra(7 downto 0) => addra(7 downto 0),
addrb(7 downto 0) => addrb(7 downto 0),
clka => clka,
clkb => clkb,
dina(7 downto 0) => dina(7 downto 0),
doutb(7 downto 0) => doutb(7 downto 0),
wea(0) => wea(0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \LIST_blk_mem_gen_v8_2__parameterized0\ is
port (
clka : in STD_LOGIC;
rsta : in STD_LOGIC;
ena : in STD_LOGIC;
regcea : in STD_LOGIC;
wea : in STD_LOGIC_VECTOR ( 0 to 0 );
addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
douta : out STD_LOGIC_VECTOR ( 7 downto 0 );
clkb : in STD_LOGIC;
rstb : in STD_LOGIC;
enb : in STD_LOGIC;
regceb : in STD_LOGIC;
web : in STD_LOGIC_VECTOR ( 0 to 0 );
addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
dinb : in STD_LOGIC_VECTOR ( 7 downto 0 );
doutb : out STD_LOGIC_VECTOR ( 7 downto 0 );
injectsbiterr : in STD_LOGIC;
injectdbiterr : in STD_LOGIC;
eccpipece : in STD_LOGIC;
sbiterr : out STD_LOGIC;
dbiterr : out STD_LOGIC;
rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 );
sleep : in STD_LOGIC;
s_aclk : in STD_LOGIC;
s_aresetn : in STD_LOGIC;
s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_awvalid : in STD_LOGIC;
s_axi_awready : out STD_LOGIC;
s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
s_axi_wlast : in STD_LOGIC;
s_axi_wvalid : in STD_LOGIC;
s_axi_wready : out STD_LOGIC;
s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_bvalid : out STD_LOGIC;
s_axi_bready : in STD_LOGIC;
s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_arvalid : in STD_LOGIC;
s_axi_arready : out STD_LOGIC;
s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
s_axi_rlast : out STD_LOGIC;
s_axi_rvalid : out STD_LOGIC;
s_axi_rready : in STD_LOGIC;
s_axi_injectsbiterr : in STD_LOGIC;
s_axi_injectdbiterr : in STD_LOGIC;
s_axi_sbiterr : out STD_LOGIC;
s_axi_dbiterr : out STD_LOGIC;
s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 7 downto 0 )
);
attribute ORIG_REF_NAME : string;
attribute ORIG_REF_NAME of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "blk_mem_gen_v8_2";
attribute C_FAMILY : string;
attribute C_FAMILY of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "zynq";
attribute C_XDEVICEFAMILY : string;
attribute C_XDEVICEFAMILY of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "zynq";
attribute C_ELABORATION_DIR : string;
attribute C_ELABORATION_DIR of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "./";
attribute C_INTERFACE_TYPE : integer;
attribute C_INTERFACE_TYPE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_AXI_TYPE : integer;
attribute C_AXI_TYPE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
attribute C_AXI_SLAVE_TYPE : integer;
attribute C_AXI_SLAVE_TYPE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_USE_BRAM_BLOCK : integer;
attribute C_USE_BRAM_BLOCK of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_ENABLE_32BIT_ADDRESS : integer;
attribute C_ENABLE_32BIT_ADDRESS of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_CTRL_ECC_ALGO : string;
attribute C_CTRL_ECC_ALGO of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "NONE";
attribute C_HAS_AXI_ID : integer;
attribute C_HAS_AXI_ID of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_AXI_ID_WIDTH : integer;
attribute C_AXI_ID_WIDTH of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 4;
attribute C_MEM_TYPE : integer;
attribute C_MEM_TYPE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
attribute C_BYTE_SIZE : integer;
attribute C_BYTE_SIZE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 9;
attribute C_ALGORITHM : integer;
attribute C_ALGORITHM of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
attribute C_PRIM_TYPE : integer;
attribute C_PRIM_TYPE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
attribute C_LOAD_INIT_FILE : integer;
attribute C_LOAD_INIT_FILE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_INIT_FILE_NAME : string;
attribute C_INIT_FILE_NAME of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "no_coe_file_loaded";
attribute C_INIT_FILE : string;
attribute C_INIT_FILE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "LIST.mem";
attribute C_USE_DEFAULT_DATA : integer;
attribute C_USE_DEFAULT_DATA of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_DEFAULT_DATA : string;
attribute C_DEFAULT_DATA of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
attribute C_HAS_RSTA : integer;
attribute C_HAS_RSTA of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_RST_PRIORITY_A : string;
attribute C_RST_PRIORITY_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
attribute C_RSTRAM_A : integer;
attribute C_RSTRAM_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_INITA_VAL : string;
attribute C_INITA_VAL of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
attribute C_HAS_ENA : integer;
attribute C_HAS_ENA of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_HAS_REGCEA : integer;
attribute C_HAS_REGCEA of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_USE_BYTE_WEA : integer;
attribute C_USE_BYTE_WEA of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_WEA_WIDTH : integer;
attribute C_WEA_WIDTH of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
attribute C_WRITE_MODE_A : string;
attribute C_WRITE_MODE_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
attribute C_WRITE_WIDTH_A : integer;
attribute C_WRITE_WIDTH_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
attribute C_READ_WIDTH_A : integer;
attribute C_READ_WIDTH_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
attribute C_WRITE_DEPTH_A : integer;
attribute C_WRITE_DEPTH_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 256;
attribute C_READ_DEPTH_A : integer;
attribute C_READ_DEPTH_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 256;
attribute C_ADDRA_WIDTH : integer;
attribute C_ADDRA_WIDTH of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
attribute C_HAS_RSTB : integer;
attribute C_HAS_RSTB of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_RST_PRIORITY_B : string;
attribute C_RST_PRIORITY_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "CE";
attribute C_RSTRAM_B : integer;
attribute C_RSTRAM_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_INITB_VAL : string;
attribute C_INITB_VAL of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
attribute C_HAS_ENB : integer;
attribute C_HAS_ENB of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_HAS_REGCEB : integer;
attribute C_HAS_REGCEB of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_USE_BYTE_WEB : integer;
attribute C_USE_BYTE_WEB of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_WEB_WIDTH : integer;
attribute C_WEB_WIDTH of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 1;
attribute C_WRITE_MODE_B : string;
attribute C_WRITE_MODE_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "WRITE_FIRST";
attribute C_WRITE_WIDTH_B : integer;
attribute C_WRITE_WIDTH_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
attribute C_READ_WIDTH_B : integer;
attribute C_READ_WIDTH_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
attribute C_WRITE_DEPTH_B : integer;
attribute C_WRITE_DEPTH_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 256;
attribute C_READ_DEPTH_B : integer;
attribute C_READ_DEPTH_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 256;
attribute C_ADDRB_WIDTH : integer;
attribute C_ADDRB_WIDTH of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 8;
attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
attribute C_HAS_MEM_OUTPUT_REGS_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
attribute C_HAS_MEM_OUTPUT_REGS_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
attribute C_HAS_MUX_OUTPUT_REGS_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
attribute C_HAS_MUX_OUTPUT_REGS_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_MUX_PIPELINE_STAGES : integer;
attribute C_MUX_PIPELINE_STAGES of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
attribute C_HAS_SOFTECC_INPUT_REGS_A of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
attribute C_HAS_SOFTECC_OUTPUT_REGS_B of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_USE_SOFTECC : integer;
attribute C_USE_SOFTECC of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_USE_ECC : integer;
attribute C_USE_ECC of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_EN_ECC_PIPE : integer;
attribute C_EN_ECC_PIPE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_HAS_INJECTERR : integer;
attribute C_HAS_INJECTERR of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_SIM_COLLISION_CHECK : string;
attribute C_SIM_COLLISION_CHECK of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "ALL";
attribute C_COMMON_CLK : integer;
attribute C_COMMON_CLK of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_DISABLE_WARN_BHV_COLL : integer;
attribute C_DISABLE_WARN_BHV_COLL of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_EN_SLEEP_PIN : integer;
attribute C_EN_SLEEP_PIN of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_DISABLE_WARN_BHV_RANGE : integer;
attribute C_DISABLE_WARN_BHV_RANGE of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is 0;
attribute C_COUNT_36K_BRAM : string;
attribute C_COUNT_36K_BRAM of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "0";
attribute C_COUNT_18K_BRAM : string;
attribute C_COUNT_18K_BRAM of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "1";
attribute C_EST_POWER_SUMMARY : string;
attribute C_EST_POWER_SUMMARY of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "Estimated Power for IP : 2.68455 mW";
attribute downgradeipidentifiedwarnings : string;
attribute downgradeipidentifiedwarnings of \LIST_blk_mem_gen_v8_2__parameterized0\ : entity is "yes";
end \LIST_blk_mem_gen_v8_2__parameterized0\;
architecture STRUCTURE of \LIST_blk_mem_gen_v8_2__parameterized0\ is
signal \<const0>\ : STD_LOGIC;
begin
dbiterr <= \<const0>\;
douta(7) <= \<const0>\;
douta(6) <= \<const0>\;
douta(5) <= \<const0>\;
douta(4) <= \<const0>\;
douta(3) <= \<const0>\;
douta(2) <= \<const0>\;
douta(1) <= \<const0>\;
douta(0) <= \<const0>\;
rdaddrecc(7) <= \<const0>\;
rdaddrecc(6) <= \<const0>\;
rdaddrecc(5) <= \<const0>\;
rdaddrecc(4) <= \<const0>\;
rdaddrecc(3) <= \<const0>\;
rdaddrecc(2) <= \<const0>\;
rdaddrecc(1) <= \<const0>\;
rdaddrecc(0) <= \<const0>\;
s_axi_arready <= \<const0>\;
s_axi_awready <= \<const0>\;
s_axi_bid(3) <= \<const0>\;
s_axi_bid(2) <= \<const0>\;
s_axi_bid(1) <= \<const0>\;
s_axi_bid(0) <= \<const0>\;
s_axi_bresp(1) <= \<const0>\;
s_axi_bresp(0) <= \<const0>\;
s_axi_bvalid <= \<const0>\;
s_axi_dbiterr <= \<const0>\;
s_axi_rdaddrecc(7) <= \<const0>\;
s_axi_rdaddrecc(6) <= \<const0>\;
s_axi_rdaddrecc(5) <= \<const0>\;
s_axi_rdaddrecc(4) <= \<const0>\;
s_axi_rdaddrecc(3) <= \<const0>\;
s_axi_rdaddrecc(2) <= \<const0>\;
s_axi_rdaddrecc(1) <= \<const0>\;
s_axi_rdaddrecc(0) <= \<const0>\;
s_axi_rdata(7) <= \<const0>\;
s_axi_rdata(6) <= \<const0>\;
s_axi_rdata(5) <= \<const0>\;
s_axi_rdata(4) <= \<const0>\;
s_axi_rdata(3) <= \<const0>\;
s_axi_rdata(2) <= \<const0>\;
s_axi_rdata(1) <= \<const0>\;
s_axi_rdata(0) <= \<const0>\;
s_axi_rid(3) <= \<const0>\;
s_axi_rid(2) <= \<const0>\;
s_axi_rid(1) <= \<const0>\;
s_axi_rid(0) <= \<const0>\;
s_axi_rlast <= \<const0>\;
s_axi_rresp(1) <= \<const0>\;
s_axi_rresp(0) <= \<const0>\;
s_axi_rvalid <= \<const0>\;
s_axi_sbiterr <= \<const0>\;
s_axi_wready <= \<const0>\;
sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
port map (
G => \<const0>\
);
inst_blk_mem_gen: entity work.LIST_blk_mem_gen_v8_2_synth
port map (
addra(7 downto 0) => addra(7 downto 0),
addrb(7 downto 0) => addrb(7 downto 0),
clka => clka,
clkb => clkb,
dina(7 downto 0) => dina(7 downto 0),
doutb(7 downto 0) => doutb(7 downto 0),
wea(0) => wea(0)
);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity LIST is
port (
clka : in STD_LOGIC;
wea : in STD_LOGIC_VECTOR ( 0 to 0 );
addra : in STD_LOGIC_VECTOR ( 7 downto 0 );
dina : in STD_LOGIC_VECTOR ( 7 downto 0 );
clkb : in STD_LOGIC;
addrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
doutb : out STD_LOGIC_VECTOR ( 7 downto 0 )
);
attribute NotValidForBitStream : boolean;
attribute NotValidForBitStream of LIST : entity is true;
attribute downgradeipidentifiedwarnings : string;
attribute downgradeipidentifiedwarnings of LIST : entity is "yes";
attribute x_core_info : string;
attribute x_core_info of LIST : entity is "blk_mem_gen_v8_2,Vivado 2014.2";
attribute CHECK_LICENSE_TYPE : string;
attribute CHECK_LICENSE_TYPE of LIST : entity is "LIST,blk_mem_gen_v8_2,{}";
attribute core_generation_info : string;
attribute core_generation_info of LIST : entity is "LIST,blk_mem_gen_v8_2,{x_ipProduct=Vivado 2014.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.2,x_ipCoreRevision=1,x_ipLanguage=VERILOG,C_FAMILY=zynq,C_XDEVICEFAMILY=zynq,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=1,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=0,C_INIT_FILE_NAME=no_coe_file_loaded,C_INIT_FILE=LIST.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=0,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=WRITE_FIRST,C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_WRITE_DEPTH_A=256,C_READ_DEPTH_A=256,C_ADDRA_WIDTH=8,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=0,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_WRITE_DEPTH_B=256,C_READ_DEPTH_B=256,C_ADDRB_WIDTH=8,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=0,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=0,C_COUNT_18K_BRAM=1,C_EST_POWER_SUMMARY=Estimated Power for IP _ 2.68455 mW}";
end LIST;
architecture STRUCTURE of LIST is
signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
signal NLW_U0_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
attribute C_ADDRA_WIDTH : integer;
attribute C_ADDRA_WIDTH of U0 : label is 8;
attribute C_ADDRB_WIDTH : integer;
attribute C_ADDRB_WIDTH of U0 : label is 8;
attribute C_ALGORITHM : integer;
attribute C_ALGORITHM of U0 : label is 1;
attribute C_AXI_ID_WIDTH : integer;
attribute C_AXI_ID_WIDTH of U0 : label is 4;
attribute C_AXI_SLAVE_TYPE : integer;
attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
attribute C_AXI_TYPE : integer;
attribute C_AXI_TYPE of U0 : label is 1;
attribute C_BYTE_SIZE : integer;
attribute C_BYTE_SIZE of U0 : label is 9;
attribute C_COMMON_CLK : integer;
attribute C_COMMON_CLK of U0 : label is 0;
attribute C_COUNT_18K_BRAM : string;
attribute C_COUNT_18K_BRAM of U0 : label is "1";
attribute C_COUNT_36K_BRAM : string;
attribute C_COUNT_36K_BRAM of U0 : label is "0";
attribute C_CTRL_ECC_ALGO : string;
attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
attribute C_DEFAULT_DATA : string;
attribute C_DEFAULT_DATA of U0 : label is "0";
attribute C_DISABLE_WARN_BHV_COLL : integer;
attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
attribute C_DISABLE_WARN_BHV_RANGE : integer;
attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
attribute C_ELABORATION_DIR : string;
attribute C_ELABORATION_DIR of U0 : label is "./";
attribute C_ENABLE_32BIT_ADDRESS : integer;
attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
attribute C_EN_ECC_PIPE : integer;
attribute C_EN_ECC_PIPE of U0 : label is 0;
attribute C_EN_SLEEP_PIN : integer;
attribute C_EN_SLEEP_PIN of U0 : label is 0;
attribute C_EST_POWER_SUMMARY : string;
attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP : 2.68455 mW";
attribute C_FAMILY : string;
attribute C_FAMILY of U0 : label is "zynq";
attribute C_HAS_AXI_ID : integer;
attribute C_HAS_AXI_ID of U0 : label is 0;
attribute C_HAS_ENA : integer;
attribute C_HAS_ENA of U0 : label is 0;
attribute C_HAS_ENB : integer;
attribute C_HAS_ENB of U0 : label is 0;
attribute C_HAS_INJECTERR : integer;
attribute C_HAS_INJECTERR of U0 : label is 0;
attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
attribute C_HAS_REGCEA : integer;
attribute C_HAS_REGCEA of U0 : label is 0;
attribute C_HAS_REGCEB : integer;
attribute C_HAS_REGCEB of U0 : label is 0;
attribute C_HAS_RSTA : integer;
attribute C_HAS_RSTA of U0 : label is 0;
attribute C_HAS_RSTB : integer;
attribute C_HAS_RSTB of U0 : label is 0;
attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
attribute C_INITA_VAL : string;
attribute C_INITA_VAL of U0 : label is "0";
attribute C_INITB_VAL : string;
attribute C_INITB_VAL of U0 : label is "0";
attribute C_INIT_FILE : string;
attribute C_INIT_FILE of U0 : label is "LIST.mem";
attribute C_INIT_FILE_NAME : string;
attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
attribute C_INTERFACE_TYPE : integer;
attribute C_INTERFACE_TYPE of U0 : label is 0;
attribute C_LOAD_INIT_FILE : integer;
attribute C_LOAD_INIT_FILE of U0 : label is 0;
attribute C_MEM_TYPE : integer;
attribute C_MEM_TYPE of U0 : label is 1;
attribute C_MUX_PIPELINE_STAGES : integer;
attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
attribute C_PRIM_TYPE : integer;
attribute C_PRIM_TYPE of U0 : label is 1;
attribute C_READ_DEPTH_A : integer;
attribute C_READ_DEPTH_A of U0 : label is 256;
attribute C_READ_DEPTH_B : integer;
attribute C_READ_DEPTH_B of U0 : label is 256;
attribute C_READ_WIDTH_A : integer;
attribute C_READ_WIDTH_A of U0 : label is 8;
attribute C_READ_WIDTH_B : integer;
attribute C_READ_WIDTH_B of U0 : label is 8;
attribute C_RSTRAM_A : integer;
attribute C_RSTRAM_A of U0 : label is 0;
attribute C_RSTRAM_B : integer;
attribute C_RSTRAM_B of U0 : label is 0;
attribute C_RST_PRIORITY_A : string;
attribute C_RST_PRIORITY_A of U0 : label is "CE";
attribute C_RST_PRIORITY_B : string;
attribute C_RST_PRIORITY_B of U0 : label is "CE";
attribute C_SIM_COLLISION_CHECK : string;
attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
attribute C_USE_BRAM_BLOCK : integer;
attribute C_USE_BRAM_BLOCK of U0 : label is 0;
attribute C_USE_BYTE_WEA : integer;
attribute C_USE_BYTE_WEA of U0 : label is 0;
attribute C_USE_BYTE_WEB : integer;
attribute C_USE_BYTE_WEB of U0 : label is 0;
attribute C_USE_DEFAULT_DATA : integer;
attribute C_USE_DEFAULT_DATA of U0 : label is 0;
attribute C_USE_ECC : integer;
attribute C_USE_ECC of U0 : label is 0;
attribute C_USE_SOFTECC : integer;
attribute C_USE_SOFTECC of U0 : label is 0;
attribute C_WEA_WIDTH : integer;
attribute C_WEA_WIDTH of U0 : label is 1;
attribute C_WEB_WIDTH : integer;
attribute C_WEB_WIDTH of U0 : label is 1;
attribute C_WRITE_DEPTH_A : integer;
attribute C_WRITE_DEPTH_A of U0 : label is 256;
attribute C_WRITE_DEPTH_B : integer;
attribute C_WRITE_DEPTH_B of U0 : label is 256;
attribute C_WRITE_MODE_A : string;
attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
attribute C_WRITE_MODE_B : string;
attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
attribute C_WRITE_WIDTH_A : integer;
attribute C_WRITE_WIDTH_A of U0 : label is 8;
attribute C_WRITE_WIDTH_B : integer;
attribute C_WRITE_WIDTH_B of U0 : label is 8;
attribute C_XDEVICEFAMILY : string;
attribute C_XDEVICEFAMILY of U0 : label is "zynq";
attribute DONT_TOUCH : boolean;
attribute DONT_TOUCH of U0 : label is std.standard.true;
attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.\LIST_blk_mem_gen_v8_2__parameterized0\
port map (
addra(7 downto 0) => addra(7 downto 0),
addrb(7 downto 0) => addrb(7 downto 0),
clka => clka,
clkb => clkb,
dbiterr => NLW_U0_dbiterr_UNCONNECTED,
dina(7 downto 0) => dina(7 downto 0),
dinb(7) => '0',
dinb(6) => '0',
dinb(5) => '0',
dinb(4) => '0',
dinb(3) => '0',
dinb(2) => '0',
dinb(1) => '0',
dinb(0) => '0',
douta(7 downto 0) => NLW_U0_douta_UNCONNECTED(7 downto 0),
doutb(7 downto 0) => doutb(7 downto 0),
eccpipece => '0',
ena => '0',
enb => '0',
injectdbiterr => '0',
injectsbiterr => '0',
rdaddrecc(7 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(7 downto 0),
regcea => '0',
regceb => '0',
rsta => '0',
rstb => '0',
s_aclk => '0',
s_aresetn => '0',
s_axi_araddr(31) => '0',
s_axi_araddr(30) => '0',
s_axi_araddr(29) => '0',
s_axi_araddr(28) => '0',
s_axi_araddr(27) => '0',
s_axi_araddr(26) => '0',
s_axi_araddr(25) => '0',
s_axi_araddr(24) => '0',
s_axi_araddr(23) => '0',
s_axi_araddr(22) => '0',
s_axi_araddr(21) => '0',
s_axi_araddr(20) => '0',
s_axi_araddr(19) => '0',
s_axi_araddr(18) => '0',
s_axi_araddr(17) => '0',
s_axi_araddr(16) => '0',
s_axi_araddr(15) => '0',
s_axi_araddr(14) => '0',
s_axi_araddr(13) => '0',
s_axi_araddr(12) => '0',
s_axi_araddr(11) => '0',
s_axi_araddr(10) => '0',
s_axi_araddr(9) => '0',
s_axi_araddr(8) => '0',
s_axi_araddr(7) => '0',
s_axi_araddr(6) => '0',
s_axi_araddr(5) => '0',
s_axi_araddr(4) => '0',
s_axi_araddr(3) => '0',
s_axi_araddr(2) => '0',
s_axi_araddr(1) => '0',
s_axi_araddr(0) => '0',
s_axi_arburst(1) => '0',
s_axi_arburst(0) => '0',
s_axi_arid(3) => '0',
s_axi_arid(2) => '0',
s_axi_arid(1) => '0',
s_axi_arid(0) => '0',
s_axi_arlen(7) => '0',
s_axi_arlen(6) => '0',
s_axi_arlen(5) => '0',
s_axi_arlen(4) => '0',
s_axi_arlen(3) => '0',
s_axi_arlen(2) => '0',
s_axi_arlen(1) => '0',
s_axi_arlen(0) => '0',
s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
s_axi_arsize(2) => '0',
s_axi_arsize(1) => '0',
s_axi_arsize(0) => '0',
s_axi_arvalid => '0',
s_axi_awaddr(31) => '0',
s_axi_awaddr(30) => '0',
s_axi_awaddr(29) => '0',
s_axi_awaddr(28) => '0',
s_axi_awaddr(27) => '0',
s_axi_awaddr(26) => '0',
s_axi_awaddr(25) => '0',
s_axi_awaddr(24) => '0',
s_axi_awaddr(23) => '0',
s_axi_awaddr(22) => '0',
s_axi_awaddr(21) => '0',
s_axi_awaddr(20) => '0',
s_axi_awaddr(19) => '0',
s_axi_awaddr(18) => '0',
s_axi_awaddr(17) => '0',
s_axi_awaddr(16) => '0',
s_axi_awaddr(15) => '0',
s_axi_awaddr(14) => '0',
s_axi_awaddr(13) => '0',
s_axi_awaddr(12) => '0',
s_axi_awaddr(11) => '0',
s_axi_awaddr(10) => '0',
s_axi_awaddr(9) => '0',
s_axi_awaddr(8) => '0',
s_axi_awaddr(7) => '0',
s_axi_awaddr(6) => '0',
s_axi_awaddr(5) => '0',
s_axi_awaddr(4) => '0',
s_axi_awaddr(3) => '0',
s_axi_awaddr(2) => '0',
s_axi_awaddr(1) => '0',
s_axi_awaddr(0) => '0',
s_axi_awburst(1) => '0',
s_axi_awburst(0) => '0',
s_axi_awid(3) => '0',
s_axi_awid(2) => '0',
s_axi_awid(1) => '0',
s_axi_awid(0) => '0',
s_axi_awlen(7) => '0',
s_axi_awlen(6) => '0',
s_axi_awlen(5) => '0',
s_axi_awlen(4) => '0',
s_axi_awlen(3) => '0',
s_axi_awlen(2) => '0',
s_axi_awlen(1) => '0',
s_axi_awlen(0) => '0',
s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
s_axi_awsize(2) => '0',
s_axi_awsize(1) => '0',
s_axi_awsize(0) => '0',
s_axi_awvalid => '0',
s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
s_axi_bready => '0',
s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
s_axi_injectdbiterr => '0',
s_axi_injectsbiterr => '0',
s_axi_rdaddrecc(7 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(7 downto 0),
s_axi_rdata(7 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(7 downto 0),
s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
s_axi_rready => '0',
s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
s_axi_wdata(7) => '0',
s_axi_wdata(6) => '0',
s_axi_wdata(5) => '0',
s_axi_wdata(4) => '0',
s_axi_wdata(3) => '0',
s_axi_wdata(2) => '0',
s_axi_wdata(1) => '0',
s_axi_wdata(0) => '0',
s_axi_wlast => '0',
s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
s_axi_wstrb(0) => '0',
s_axi_wvalid => '0',
sbiterr => NLW_U0_sbiterr_UNCONNECTED,
sleep => '0',
wea(0) => wea(0),
web(0) => '0'
);
end STRUCTURE;
| mit | 2481037c204c30d64a14aa84ada41625 | 0.660086 | 3.120656 | false | false | false | false |
Kinxil/VHDL_Projects | Mandelbrot/mux2.vhd | 1 | 1,563 |
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.CONSTANTS.all;
use work.CONFIG_MANDELBROT.all;
entity muxandcpt is
Port ( clock : in STD_LOGIC;
reset : in STD_LOGIC;
i_iters1 : in STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
i_iters2 : in STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
i_iters3 : in STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
i_iters4 : in STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
i_iters5 : in STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
i_iters6 : in STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
i_iters7 : in STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
i_iters8 : in STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
startVGA : in STD_LOGIC;
o_iters : out STD_LOGIC_VECTOR (ITER_RANGE-1 downto 0);
doneVGA : out STD_LOGIC);
end muxandcpt;
architecture Behavioral of muxandcpt is
signal cpt : integer range 0 to 7;
begin
process(clock, reset, startVGA, cpt)
begin
if reset='1' then
cpt <= 0;
doneVGA <= '0';
elsif rising_edge(clock) then
if startVGA='1' then
if(cpt=7) then
cpt<=0;
doneVGA<='1';
else
cpt <= cpt + 1;
doneVGA<='0';
end if;
end if;
end if;
end process;
o_iters <= i_iters7 when (cpt = 7) else
i_iters6 when (cpt = 6) else
i_iters5 when (cpt = 5) else
i_iters4 when (cpt = 4) else
i_iters3 when (cpt = 3) else
i_iters2 when (cpt = 2) else
i_iters1 when (cpt = 1) else
i_iters8;
end Behavioral;
| gpl-3.0 | e0e8b7b6af42f4e9a464d48ce12af5bd | 0.590531 | 2.878453 | false | false | false | false |
kennethlyn/fpga-image-example | hdl_nodes/adder_2_to_1/adder_2_to_1.srcs/sources_1/dyplo_hdl_node.vhd | 1 | 10,306 | -- File: dyplo_hdl_node.vhd
--
-- � COPYRIGHT 2014 TOPIC EMBEDDED PRODUCTS B.V. ALL RIGHTS RESERVED.
--
-- This file contains confidential and proprietary information of
-- Topic Embedded Products B.V. and is protected under Dutch and
-- International copyright and other international intellectual property laws.
--
-- Disclaimer
--
-- This disclaimer is not a license and does not grant any rights to the
-- materials distributed herewith. Except as otherwise provided in a valid
-- license issued to you by Topic Embedded Products B.V., and to the maximum
-- extend permitted by applicable law:
--
-- 1. Dyplo is furnished on an "as is", as available basis. Topic makes no
-- warranty, express or implied, with respect to the capability of Dyplo. All
-- warranties of any type, express or implied, including the warranties of
-- merchantability, fitness for a particular purpose and non-infringement of
-- third party rights are expressly disclaimed.
--
-- 2. Topic's maximum total liability shall be limited to general money
-- damages in an amount not to exceed the total amount paid for in the year
-- in which the damages have occurred. Under no circumstances including
-- negligence shall Topic be liable for direct, indirect, incidental, special,
-- consequential or punitive damages, or for loss of profits, revenue, or data,
-- that are directly or indirectly related to the use of, or the inability to
-- access and use Dyplo and related services, whether in an action in contract,
-- tort, product liability, strict liability, statute or otherwise even if
-- Topic has been advised of the possibility of those damages.
--
-- This copyright notice and disclaimer must be retained as part of this file at all times.
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;
library dyplo_hdl_node_lib;
use dyplo_hdl_node_lib.hdl_node_package.all;
use dyplo_hdl_node_lib.hdl_node_user_params.all;
library user_logic;
use user_logic.all;
entity dyplo_hdl_node is
port(
-- Miscellaneous
node_id : in std_logic_vector(c_hdl_node_id_width - 1 downto 0);
-- DAB interface
dab_clk : in std_logic;
dab_rst : in std_logic;
dab_addr : in std_logic_vector(c_hdl_dab_awidth - 1 downto 0);
dab_sel : in std_logic;
dab_wvalid : in std_logic;
dab_rvalid : in std_logic;
dab_wdata : in std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
dab_rdata : out std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
-- Receive data from backplane to FIFO
b2f_tdata : in std_logic_vector(c_hdl_backplane_bus_width - 1 downto 0);
b2f_tstream_id : in std_logic_vector(c_hdl_stream_id_width - 1 downto 0);
b2f_tvalid : in std_logic;
b2f_tready : out std_logic;
-- Send data from FIFO to backplane
f2b_tdata : out std_logic_vector(c_hdl_backplane_bus_width - 1 downto 0);
f2b_tstream_id : out std_logic_vector(c_hdl_stream_id_width - 1 downto 0);
f2b_tvalid : out std_logic;
f2b_tready : in std_logic;
-- Serial fifo status info
fifo_status_sync : in std_logic;
fifo_status_flag : out std_logic;
-- fifo statuses of destination fifo's
dest_fifo_status : in std_logic_vector(3 downto 0);
-- Clock signals
user_clocks : in std_logic_vector(3 downto 0)
);
attribute secure_config : string;
attribute secure_config of dyplo_hdl_node : entity is "PROTECT";
attribute secure_netlist : string;
attribute secure_netlist of dyplo_hdl_node : entity is "ENCRYPT";
attribute secure_net_editing : string;
attribute secure_net_editing of dyplo_hdl_node : entity is "PROHIBIT";
attribute secure_net_probing : string;
attribute secure_net_probing of dyplo_hdl_node : entity is "PROHIBIT";
end dyplo_hdl_node;
architecture rtl of dyplo_hdl_node is
component dyplo_user_logic_adder_2_to_1 is
generic(
INPUT_STREAMS : integer := 4;
OUTPUT_STREAMS : integer := 4
);
port(
-- Processor bus interface
dab_clk : in std_logic;
dab_rst : in std_logic;
dab_addr : in std_logic_vector(15 downto 0);
dab_sel : in std_logic;
dab_wvalid : in std_logic;
dab_rvalid : in std_logic;
dab_wdata : in std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
dab_rdata : out std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
-- Streaming input interfaces
cin_tdata : in cin_tdata_ul_type;
cin_tvalid : in std_logic_vector(INPUT_STREAMS - 1 downto 0);
cin_tready : out std_logic_vector(INPUT_STREAMS - 1 downto 0);
cin_tlevel : in cin_tlevel_ul_type;
-- Streaming output interfaces
cout_tdata : out cout_tdata_ul_type;
cout_tvalid : out std_logic_vector(OUTPUT_STREAMS - 1 downto 0);
cout_tready : in std_logic_vector(OUTPUT_STREAMS - 1 downto 0);
-- Clock signals
user_clocks : in std_logic_vector(3 downto 0)
);
end component dyplo_user_logic_adder_2_to_1;
signal dab_sel_ul : std_logic;
signal dab_wvalid_ul : std_logic;
signal dab_rvalid_ul : std_logic;
signal dab_rdata_ul : std_logic_vector(c_hdl_dab_dwidth - 1 downto 0);
signal cin_tdata_i : cin_tdata_ul_type;
signal cin_tvalid_i : std_logic_vector(c_input_streams - 1 downto 0);
signal cin_tready_i : std_logic_vector(c_input_streams - 1 downto 0);
signal cin_tlevel_i : cin_tlevel_ul_type;
signal cout_tdata_i : cout_tdata_ul_type;
signal cout_tvalid_i : std_logic_vector(c_output_streams - 1 downto 0);
signal cout_tready_i : std_logic_vector(c_output_streams - 1 downto 0);
begin
-----------------------------------------------------------------------------
-- CONTROL MEMORY MAP FOR CPU FIFO INTERFACE --
-----------------------------------------------------------------------------
-- The available memory range for the CPU fifo control is limited to --
-- 64Kbyte/32 = 2Kbytes or 512 words. The maximum burst transfer of the --
-- AXI bus is 256 words. The actual FIFO data memory range is also limited --
-- to 64Kbytes or 16Kwords. Also, the space is divided between reading and --
-- writing. This leaves 8Kwords per direction and with a burst length of --
-- 256 words, maximum 32 input streams and 32 output streams can be --
-- supported. --
-----------------------------------------------------------------------------
-- Each fifo has the following metrics: --
-- - FIFO full and FIFO empty flag --
-- - FIFO fill level compare register and compare flag --
-- - Actual FIFO fill level indicator --
-- - Under/overflow detection flag when operating FIFO out of range --
-- --
-- Per input FIFO (from FPGA fabric to the CPU) it is required to specify --
-- the stream source. Also, a maskable interrupt should be issued per --
-- input FIFO to signal the need to empty the FIFO by the CPU. --
-----------------------------------------------------------------------------
dyplo_hdl_node_logic_i : dyplo_hdl_node_logic
generic map (
INPUT_STREAMS => c_input_streams,
OUTPUT_STREAMS => c_output_streams
)
port map(
-- Miscellaneous
node_id => node_id,
-- DAB interface
dab_clk => dab_clk,
dab_rst => dab_rst,
dab_addr => dab_addr,
dab_sel => dab_sel,
dab_wvalid => dab_wvalid,
dab_rvalid => dab_rvalid,
dab_wdata => dab_wdata,
dab_rdata => dab_rdata,
-- Receive data from backplane to FIFO
b2f_tdata => b2f_tdata,
b2f_tstream_id => b2f_tstream_id,
b2f_tvalid => b2f_tvalid,
b2f_tready => b2f_tready,
-- Send data from FIFO to backplane
f2b_tdata => f2b_tdata,
f2b_tstream_id => f2b_tstream_id,
f2b_tvalid => f2b_tvalid,
f2b_tready => f2b_tready,
-- Serial fifo status info
fifo_status_sync => fifo_status_sync,
fifo_status_flag => fifo_status_flag,
-- fifo statuses of destination fifo's
dest_fifo_status => dest_fifo_status(c_output_streams - 1 downto 0),
-- DAB interface to user logic
dab_sel_ul => dab_sel_ul,
dab_wvalid_ul => dab_wvalid_ul,
dab_rvalid_ul => dab_rvalid_ul,
dab_rdata_ul => dab_rdata_ul,
-- In streams to user logic
cin_tdata_ul => cin_tdata_i,
cin_tvalid_ul => cin_tvalid_i,
cin_tready_ul => cin_tready_i,
cin_tlevel_ul => cin_tlevel_i,
-- Out streams from user logic
cout_tdata_ul => cout_tdata_i,
cout_tvalid_ul => cout_tvalid_i,
cout_tready_ul => cout_tready_i
);
dyplo_user_logic_i : dyplo_user_logic_adder_2_to_1
generic map(
INPUT_STREAMS => c_input_streams,
OUTPUT_STREAMS => c_output_streams
)
port map(
-- Processor bus interface
dab_clk => dab_clk,
dab_rst => dab_rst,
dab_addr => dab_addr(15 downto 0),
dab_sel => dab_sel_ul,
dab_wvalid => dab_wvalid_ul,
dab_rvalid => dab_rvalid_ul,
dab_wdata => dab_wdata,
dab_rdata => dab_rdata_ul,
-- Streaming input interfaces
cin_tdata => cin_tdata_i,
cin_tvalid => cin_tvalid_i,
cin_tready => cin_tready_i,
cin_tlevel => cin_tlevel_i,
-- Streaming output interfaces
cout_tdata => cout_tdata_i,
cout_tvalid => cout_tvalid_i,
cout_tready => cout_tready_i,
-- Clock signals
user_clocks => user_clocks
);
end rtl;
| gpl-2.0 | 9aad261290fd4054fafd32f840bf4158 | 0.581813 | 3.734686 | false | false | false | false |
chrreisinger/OpenVC | document/Masterarbeit/src/reg4Behv.vhd | 1 | 412 | architecture behav of reg4 is
begin
storage : process is
variable stored_d0, stored_d1, stored_d2, stored_d3 : bit;
begin
wait until clk;
if en then
stored_d0 := d0;
stored_d1 := d1;
stored_d2 := d2;
stored_d3 := d3;
end if;
q0 <= stored_d0 after 5 ns;
q1 <= stored_d1 after 5 ns;
q2 <= stored_d2 after 5 ns;
q3 <= stored_d3 after 5 ns;
end process storage;
end architecture behav; | gpl-3.0 | 9d951e2b04e9bb3170364e7c604d60f2 | 0.650485 | 2.559006 | false | false | false | false |
wltr/cern-fgclite | critical_fpga/src/rtl/cf/fetch_page/fetch_page_sram_dim.vhd | 1 | 5,225 | -------------------------------------------------------------------------------
--! @file fetch_page_sram_dim.vhd
--! @author Johannes Walter <[email protected]>
--! @copyright CERN TE-EPC-CCE
--! @date 2014-11-19
--! @brief Prepare SRAM page with DIM data for NanoFIP communication.
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
--! @brief Entity declaration of fetch_page_sram_dim
--! @details
--! This component prepares the SRAM DIM log page for the NanoFIP response.
entity fetch_page_sram_dim is
port (
--! @name Clock and resets
--! @{
--! System clock
clk_i : in std_ulogic;
--! Asynchronous active-low reset
rst_asy_n_i : in std_ulogic;
--! Synchronous active-high reset
rst_syn_i : in std_ulogic;
--! @}
--! @name Commands
--! @{
--! Start flag
start_i : in std_ulogic;
--! Done flag
done_o : out std_ulogic;
--! @}
--! @name Memory page interface
--! @{
--! Address
page_addr_o : out std_ulogic_vector(5 downto 0);
--! Write enable
page_wr_en_o : out std_ulogic;
--! Data output
page_data_o : out std_ulogic_vector(7 downto 0);
--! Done flag
page_done_i : in std_ulogic;
--! @}
--! @name External SRAM data
--! @{
-- Address
sram_addr_o : out std_ulogic_vector(4 downto 0);
--! Read request
sram_rd_en_o : out std_ulogic;
--! Data input
sram_data_i : in std_ulogic_vector(15 downto 0);
--! Data input enable
sram_data_en_i : in std_ulogic);
--! @}
end entity fetch_page_sram_dim;
--! RTL implementation of fetch_page_sram_dim
architecture rtl of fetch_page_sram_dim is
---------------------------------------------------------------------------
--! @name Types and Constants
---------------------------------------------------------------------------
--! @{
type state_t is (IDLE, WRITE_LOW, WRITE_HIGH, DONE);
type reg_t is record
state : state_t;
addr : unsigned(5 downto 0);
data : std_ulogic_vector(7 downto 0);
wr_en : std_ulogic;
rd_en : std_ulogic;
done : std_ulogic;
end record;
constant init_c : reg_t := (
state => IDLE,
addr => (others => '0'),
data => (others => '0'),
wr_en => '0',
rd_en => '0',
done => '0');
--! @}
---------------------------------------------------------------------------
--! @name Internal Registers
---------------------------------------------------------------------------
--! @{
signal reg : reg_t;
--! @}
---------------------------------------------------------------------------
--! @name Internal Wires
---------------------------------------------------------------------------
--! @{
signal next_reg : reg_t;
--! @}
begin -- architecture rtl
---------------------------------------------------------------------------
-- Outputs
---------------------------------------------------------------------------
page_addr_o <= std_ulogic_vector(reg.addr);
page_wr_en_o <= reg.wr_en;
page_data_o <= reg.data;
sram_addr_o <= std_ulogic_vector(reg.addr(5 downto 1));
sram_rd_en_o <= reg.rd_en;
done_o <= reg.done;
---------------------------------------------------------------------------
-- Registers
---------------------------------------------------------------------------
regs : process (clk_i, rst_asy_n_i) is
procedure reset is
begin
reg <= init_c;
end procedure reset;
begin -- process regs
if rst_asy_n_i = '0' then
reset;
elsif rising_edge(clk_i) then
if rst_syn_i = '1' then
reset;
else
reg <= next_reg;
end if;
end if;
end process regs;
---------------------------------------------------------------------------
-- Combinatorics
---------------------------------------------------------------------------
comb : process (reg, start_i, page_done_i, sram_data_i, sram_data_en_i) is
begin -- comb
-- Defaults
next_reg <= reg;
next_reg.rd_en <= '0';
next_reg.wr_en <= '0';
next_reg.done <= '0';
case reg.state is
when IDLE =>
if start_i = '1' then
next_reg.rd_en <= '1';
next_reg.state <= WRITE_LOW;
end if;
when WRITE_LOW =>
if sram_data_en_i = '1' then
next_reg.data <= sram_data_i(7 downto 0);
next_reg.wr_en <= '1';
end if;
if page_done_i = '1' then
next_reg.addr <= reg.addr + 1;
next_reg.state <= WRITE_HIGH;
end if;
when WRITE_HIGH =>
next_reg.data <= sram_data_i(15 downto 8);
next_reg.wr_en <= '1';
next_reg.state <= DONE;
when DONE =>
if page_done_i = '1' then
if to_integer(reg.addr) < 63 then
next_reg.addr <= reg.addr + 1;
next_reg.rd_en <= '1';
next_reg.state <= WRITE_LOW;
else
next_reg <= init_c;
next_reg.done <= '1';
end if;
end if;
end case;
end process comb;
end architecture rtl;
| mit | d10177d3b84bc6382355dcb61b91ebd1 | 0.426603 | 4.009977 | false | false | false | false |
dtysky/LD3320_AXI | src/VOICE_ROM_INIT/blk_mem_gen_v8_2/hdl/blk_mem_axi_read_fsm.vhd | 2 | 83,900 | `protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner = "Cadence Design Systems.", key_keyname= "cds_rsa_key", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 64)
`protect key_block
BSH6qj6utmdDtyhbdfBNvyyGd4hEd9ogbOLdDZFpKJpqmZfyIRJ+GDCKgBxTN6Cd6090FUKG9j4R
nZpTMqqUGA==
`protect key_keyowner = "Mentor Graphics Corporation", key_keyname= "MGC-VERIF-SIM-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
iFoaM1KqukhtMdkgw8iya9ky/CxpuuUt3c3jLP5g2IWazVGIRJd0/eQwEGpugGqL4E/5pHlblze4
PPOVAQNL3iyamz5rqjr2LBvkG8hn4vukj8O38sQJDIJrVvp0n7DlvS0q6Kn55wt169I/loY8CmOB
8W0L27ggl/EfhmIisfs=
`protect key_keyowner = "Xilinx", key_keyname= "xilinx_2014_03", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
nGb98/myiFdfJegeKsVq9DAHQc0wiTs7zsha3vQNNX+M7VHmxzhmikl+xijrN9CESF0pZ7M0vEi6
tKJiKKaPyMl/LB0L6Ik0MAm4ZpCa/AGgCWTtknWqpW+oNeLmNowfioXXiU44BdG1BuxQWpamgJYC
o/reOOqpdjc1aoCIlcHotv1QKbN1wsS25mTXcTMqJvS7wO6cJSaemS7dpaBUjTR61A4e2+mqY6Kv
wz3+ufuyMCvrBREubKcmYrW70b7xpNSku6v6aAec4TGmhFmhyjOCCXna8v2oYZTkkkh1HPzfqPbC
+5mMsgiAB/UwkSAj90zAqaefbdZtUMc5tscGrQ==
`protect key_keyowner = "Synopsys", key_keyname= "SNPS-VCS-RSA-1", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 128)
`protect key_block
GNmAK91+tvb5cCyfMjx77VtbQngb3/+wJAhoTr/uND4WhhPz4vOR0XSdlGdFWbNM7sSE0ObFKLOu
soVHD2jd24tqF/KSm2xCRxu9OrsIAHdawv9WcDxmVPwHgCl1sSWCJE7w78zxyYBRClBaXiLjqziH
unxuHPXdp1z4psmDDzQ=
`protect key_keyowner = "Aldec", key_keyname= "ALDEC08_001", key_method = "rsa"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256)
`protect key_block
RebnJcuA2zQrg/2C0pRdYFa6rGPSL1qt4z4urDiNv+QavjEGr4USIXAwhZzVCrnTCWB/xhUGpvFo
pcYawDDlAuk7+W1ZMB0Rq5TEmR15y4vocLYVPjSoCypMjmjSm0JPZ8H2pLGxEBalTU1BdEglZmW0
fMrUaetFUa4Snw8X9KH3lsXeUS3JHhz3fx7xXH4lNenKaOgjvjiqYU783lka6pb1JpU41EYAOlV1
uHwTDg4yWpVsPn8Z2elwi7y+mTbp7sQowrCOtw2oT5nldgITA0DI1MxHvdX4nzoQRPLfoniWBJzK
fKUWIarClMtuM6GKxCRBasqeKX4zGD5k6xI+zw==
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 60368)
`protect data_block
X02RNXPqajlQIIZUYeH8oCONVHPEbhV1QK3mnwfAvENiXJWXQaPKCPWWB7Lfqgrg2czgm1PMAHRR
j048EUI83sB3TyF55h/mWzyDvBAmIcv+o4jzUz70Tqz2PRBA3x823/mOWAt2udEQ+Id0vQq6iby/
R4TKlI56MXgEcxMYHk09WvsW0iPSNsIPf70JhWOwIAallfsnS/8v30W4dLQv0A/8OEpkT6MoAMxa
cR3wBIsRtDNVIrqxDuvj6xvgQUQk9JnIPulvmBaNZvUXeMxeHrrhG/8eKx1M2LmsPfPSwBlxb0fS
SjtUIOA8YTKqfwMhs4YjkASejOVSDyeVCLZafvUe13x9iiwH+ipGQTLRVcsKBQ0ENycwA+GiFXaG
mGPN9mG8Ux7owgS7BgBVA5fX4o5jp90KgGlreYoLSLHO/xnR/a14mhbeXZcFJy0tuLj53pnV/dsR
dTfmzEKPPKWPlV2YcpN54xXOkSI4jmY6Xiz0ikjF7RVaMW1B5SOR98Bk5lsh/LrOAmm3H6PekmZa
D+w1Zq6ZaOQLtx0iR1zsNsjZuavc5mQBuwO/bKsIXrxdb57cCsQUFaaDe+EuJJtEzz6um0fjTg2f
fLDP7ZqhOV1xoZPpReFNP4OcnfCfpphlqr89mDwvVk1qsXxtwoY/BpUje65XkvFrUy+ZrXUSNYUU
iZAVhxVmh2XmgahBBUUZoU9k5A2/7IVNrUcwVTCr7Lr1fkdkrhTi17yCOvqdjBuo7tXTTrGduBxk
igxuFrhO2mBzb5YK9MfV4Hcup4yT6XxyL7OuKhVvviKPGxlvHmw2ScXsozEtfIUENUdGGZI0R+Ns
UvkiJJKsDiubGY1m3meabGobWAe8+cwpDUVoWJm3pCIQcvg0ElPA8V+O/2CU3TE+DZAWehvPNqCH
h7gpW3MFri6/4e+I9iIWQSmT7N/tbkHAiotofyhYzHuzjImLpj3do/9ag9HJFdBEtItSWDT4jXau
tpfrD7TAcsw/OszsjhO9Ua5rxah+PnLasPTDfF2vS/Giuwjy9MSxvnbahYzhl5lY2nyrkTPza9+N
pZlEoGHthd/Re8iYl2XaVrAkFYbCsL5G5grF0GsKfy0RxrtD5U9QcqfpvbO9lbNBbIl/7nYc8UAq
oGipWMsbpRFIbBDZmN/pgMA0VlogoTyLU9hAUJmHVJ/mcnAryokWSK65z/jtf+Pq9AFDNn4Mtuve
i/9oRl69xuNL6CQ/PShgT2u2PZS0QApwLrtAjmFcDzBd7xymxJh6HJVirTw1qwi2XJtg4ElWuvxw
zHQqqM2DQnWICUqJxqd+tDn8v9nocJNPCuB2j862FV/pe7fazsuA4UsmWwtMjcce2YKeoqv21rGt
I9uoqVnCdZwTp6nCQtbt/XxI/8QeobzNY4AW+jaLkMcDvIJsNjopTn+VNVAHgpqTmSJNi8y/GA9J
tJB2FQkenrWYzUPtNfvJSN1syXEisgYF0bpfsfG8G7wYNn8r7yIv//KsCH2OeUyvwcOg8gv00bFh
sATy+gHfucJ68W9aDjAcGEq1cagHFK5OcH9JFM8tSRXmeJuJktdpheaTXHNQIOpAiUIhuFTGpPdr
Ed2WlfjIulCQK3LRt8nRWPeEERJaF1fnmM1FxgEQVSVHJe0a3V3P5pvkFY9b2yiuvUulbSWcn7BM
o+ABGD6MzFGEfuw9uPlB9J8z5fyD+DHGYwN1g5qPuJOlsR18J9yHuaqIHiSoZ9IXH5GUgt2Fi5hJ
9AvrPzS+zLiIHdnIxMKS+VSZBxyywcQ7fxdLuZyRpQauIArLzLT/slhlHBE4Aq8peWctJ5PVuso0
xr4xKZDOr180IHPFOEiA6+MXin68GSz2vscqW6ZC47OoU81LXRQu65BzbvY88socez7+A3Ej0F0O
MBFWm6dbLKuDUXFMHJvdCfiEZ1XoGBInHwdhIsE6Jp7H6Dfe/5RPeW2LxM1ps4ssV/P2sc1T3UFK
IuQjWXuMNKZq0fSjqTBXAml/8s78XwMQxUlvMuwtlpxURIS5qKGsdiSVXCtjk/wuXHbKYXNireXv
N2P8bQxVeeAykLqD1gnIS456fdi0xyAhWjZW7cO3WfdVBe6K7KWIsoKpbk7NVBn+cs1lUGfC0Ieh
YwSK8Of1E2CuaFWG8yEkUDmltWrRMsmvcBxi/h1wXIjF5mBFVx4fgxIGpHINF7MqtGusK1UNNq5/
yhMVftsVT3hemrl56pYWgMhXTqyL1YILVB2ZoSjVjlQyCrmEN9cdRdHHWou0IkENgEEj6WCtyoaL
2d8I58SJKvn55hA0xlTuJYv6ResWfOEe6eyy5TCCbBbC4iZGQj92yt9Shsrxc+6PNmtJduM17E9M
xW5TcBikCW3MZ77rh0L/9rr7xR6ftB5ffGKdr2jLYesNxrTyblW8uEcaqBGwhD4zOsO9frZ4VMdt
6HkkIljn96vIrvbbC7V12tt9/KMAikB5LlUILzw7RGBANPA2ef06J02sjXFBHVUDzYtV+oSo4UGz
0UYeBrVbkRs1Lg8rsOeAdLSwjbrCTPLgFfKrCtJ/ybcEx5UIA6Or2fcBc0XuHU6DaSyai2nZnfME
g+4XvEUVhrQA/2KzVZigghHxzSOP/n8cIOPuf3fqeUghdZZf0hYQ1Iqnvcn5r2gExn1znDkuNB2L
ZsFgQMI6AgKxebrmv3fok9n7+f8Z/ydbpHQAhTqTavZfczwFZtjdRSvd4+yNSPcbSRG+yTq6OAou
coXAmm6o2Hwuxrc2Zcx8S7z0p7g3ElY6f+6PgWLSLe4dv57xQTrsYc4z2z8UTxkZeXA/CeTxRoT7
qO3SZA04dO+zKs1zU49iJy1DRIRNT0QZB1xPQA0Kt0cBpVo+15ZVDzhC1q0r9AnAu7D1NfTbVy3k
Fv3FMpWMcMqwj/FA/MuLJuQ+sh9hn0iH2eobbPPgWTjOr9ljdFMZeBHgJNuV0JtuDUjPPFK63J/S
kyyCW30U9DcXD+hBRVbxl/2oNF436s/AOdn3Gi3FHxIgMYaDG+mN9eLQM6Oi0NhN094SsFaDy5ZX
pf8Gl+4L4nF/l5ZZvewcpfa94pdwXmFpcM8H+peQBXRBNurb35943IQRI25UcH9iqPGPCxWOtBCM
CjXqF4FhYRd6dZH/p8Xztz4fTVqOgRd3z1XKIL87Nlrm8cJT1hUYEXrDxQTe5oKUHHsGoHGv8KhQ
qmttKkJ3g/w3og4+j3Kq0GN0YhFy+hVJswMTjMkENbnyyvl8oMI4awo6N3E8+sBPc3CJZgm3rqto
qeuO2ZJWjGPIZb8so/Eyjs0YO1Tc2YRsUSvTbz/funKcSrmAYWWRzlqSq+pW4TsNYJZwRp3msZ3H
amFsMxpg4/GkaID5e+zsLzOThouCHL+L6u7+Ot1efRGFNIUUZbkcYwQHElYgBQdiGu08unhZlekM
f9Oudf86H8ntVAMqSSD8QxZqQBh3v1hye65/8SOFRAZD2Z/D5ySQmghGdnNWGpVKIcAzlcCH7WZB
mJ/uJBz1U4jEZmtOZRKt/DavPME5ZT2EDfLPYzM0SBtMaKzIQbv32pfNSrxB26KmG0tONax+q4zG
UqsCFxYFPfWX91kE4b8du8IHtgGiCaB5G0QxIC6azuQod9MAJZg0FQ9IKrH8mYgN966h8nTTFEQZ
Q4BuMYwxqb5C8hWWv+Et7XPIIi1u7uPFgj2YJgpCSERvo/I4eijZkUvbpu0F0BYkvnXW2kZ1/pub
LyqfuavLlbHdesJbT3bw9chiMfdCe7ouwlNFAtb493m/kbtzjvMdxYsz8SezJd6IV2aOmQjkRGNb
CKQyy9vKqwdqbeGhNe2kK0LOxdeL6oC6BP8G9kCyRfPpn6lvmZkL3PjJAzvn4i3ZnpNO2CRj8eO/
EG/EmMVXIgKzOnJRwFmK009WeG6dO8g9uBUcDAleSK2U6NFRdbigNPvVV2hImEJRbfVMcZmRL8BI
6nbIQ+tAqlLZO6BMclITAA6sYezMMywWcXdHH6m9J5tSBxpjcbiweQf94CNiLfcVQx8zXeuiMgeN
sAhwO6ObkkyXE1j/aeJZEN403WJe1EkP2Nt1qkKEQh3Qh/YSCgfMQVK42b3QSrim22hEyI7usxYk
+0vdt9NRU+wlyS4qbe7Dy1uYE+zIn/je/EXp4BgI34ev/pNfYE4X9yZQXX2wN6oOOo84BB/JQ3Uk
xQCyg0geB2uEnWg5U5zzzjtOCVDMDvsezrYJqf7o1TU8e8MEScf6zh6VBE1g5EvvaXzevG4qt4uo
+tzYYdASwU8m6jS4wspGeXiEF94NhJmEUByHMx/FYeCD8x9pnDEoUSjtTD59ZjXdXKFmS/4ec7Qz
9ImUI+1OdwzzK5qOpTX3xUxSGLR98mYt5THPvIVJ5Lw5pj6C/pvZHk1765ll4TRD7diJ4um3h/59
7lZOLnaveP9bMI7AqqazjMwlRtpuOLVkj64X3BoscKEMahcKDzpkbNxsaMerqP6iJk/Lts1L92hX
pLNm5mcukC0mUbXXZpNb8m4xhOSA7vBaIxFCdnPt4DZQQcIzAkQhRgMhRk9ZJImtAumuZi4coohM
GG5sGpISPBIkkYSv6/mzmTiiVwWJ2xfgZLYNAQIFBj+llDv+4CiRbKqv+8LToXLOAs8SJkWPVHuZ
YQQVNO4ZqKUA/QWUOnxhV92t6JnfVbWhhoOC8fcZ/YGDZjWHBY0fcFCQkIAar3/p81mAAauh/rnS
fZ1Utkrs9h+rKi9qjXAWFdr7m/EOVIQEA55eLWGT91Y6LAcrDp68L6zSc3bmgvd/I8RltsdoknCo
nPSKC6Q1iakG+AC3i+iujoernXQDAbh7DqcUYtWd7dt373nPK8HSEwFdzIfIkph9ED6+X/H2Gk5f
wcRbuJuiEyjBiLQPAb8UYM5lmI6pu93unNdtUuBy8vEuE/jERi+tiJJeSfk1Uh2rCNoYGD0wFeLT
ro9bio0Vhox38u4fJIgU1Q7qnKsAfoLgmTt72N388SmFqMriSMs29u4kACJVOM16CQLOn1RO0r1h
aOFKREYdMmgR5YtDEudjAqj2bFw6RfZcQdwLxo9PkCJp5BgYHmN0P3+KaK2IzAtRSusfVItWMH27
mxzg85kRwriCcpGKdrxZqdFEZ2ufRQrr9vU0i93zNzhwCjjhtTZ0UR9TlMLnnMZGCxNOrjvrwfyV
jgEPLwUSKWJa3T/5UZEDj8HJzJm7AA4q8I5Jic7E6Y78XDZ6pbc2g0kLjVLDGjrxZlEa+mycS5rs
LKMUW4Sdf3sFC5tTZ8jDxybbjMW5OUj2KzS/2em5JwktHHmH0u9vrhMdIPYH7PWWZodP9R6xc+iW
1lYi11v5ogaMaKkYokh2mt2lXBb9beAgin7nK/ZEQdSr3DYVVV7y/T9jJhQv+urQTQiaefUjYPoC
wjPQOSKIQ+T5YR+PLkSkpsHeI9akIBqZmIxZCl4PBvBmxcokfs9SH0k757lLQ6dNxKCpdTvWxMF5
n/9qSG+b7K+kxf+2DHLGcp4RzpF8dNLtCaRIw8R5pilCZS4fw4p8wOXIXs1SP5zli1ka6Gg8I4i0
wje/Tf/cjfUAX5TYpi2YH9oKetvxqhvd4nRzeMTTZeFUa6f0RilJWp4VZns96BOHIThU5CDYwWp7
CfEtoAE86FQfzPz2ipVnj5GVOWyYYZ43zdS1aDFSsDLIZE+oMpzjGKOsWFc2+7uEDiHCA1HVi6bt
ucPvImPfJWvA3ubnsyAkncDqIUltMzY+GTvUML8Lif+Sp9xrfX72/7tL7qK4mK/QzHH8NsW2qLc1
6BohzdAIc03Gze4t29e0lX5tHlW9zUGbq98HnIfNTj7D9+eaB+muewBmGGkYN02sM5BlkYDWUy7T
p31aYXkKxa8buFYxA2OJG0Fv+IWfec7k3rsBAbXmHUy8VuvpUoCt5Sc5bHbKq0d/fSvMFhtsxyl9
hDSqR8np2/iWU/GUOpGAWBA6W9LL/svfDr9dmZAXDCh+rQAkjzFah3LAvt3PkJjx0OzxlppY5ve0
Sh4tAwBC/154BagxfykJz8MpoMnLJPBjl0VO/o2kzp5ooI8vtc6pNCJrtuRJ1WtJLETbMuqD5b7h
NmgBXdh9AuqR2VB0PoDwTmdjbKMhXONIU2ka1+P+FhLr4E5xvOGQwHbqdnEsWYI+6rdL1BLcABzQ
+8IDlCVmOVujOX9dDs3HlQWDjS/tcrk6sxI926g3UWI2Qp3cZOfkl9t8yRD2MUBcN1TfbwhvxVQy
YdLkL5poDN0GG8L/UcS0g4fCIu5M/UlSwcv9/y/+LGoXiREwTh6UGMusO8zMvc50RR29rJlegupS
t2Bn9iS4GYFC00EUAzJiYm0oqfTa62xoATKefGdrctT1Yvfexf7ltqX5uph8f/+Rr2hp/VrjpUCm
LJOQYKvnpdBbaYTHw8h2OvPUaHewR2LKiK/6KFdAk4otpSnRNLsi50niSX/AIglj1PiOWFURq8uR
j0Cf97x6Te0m9I8oOFgIKjPzUcOTS3tEtHktcehFAvBw491oTidET274HVXUXTQy/5IZ/LyEBrLQ
3IUchiMY7QGl83KhX+e69WkCs2pqGqIjhpqhHMOzgbE8ek6STTo0WJDuLl0I6XLDbHueWy40CHrb
k9iBPQH5od3FhRIQT7s756QZhaHBulJabytajWRMc+rg1AWSBsYgYH0f8PqXOXXuftJ48HmfhHll
MabY8iox+kN3VGhEF7TVtuz6AHcWoGLouQyzSz8uByD55AU3bHx3XRFeEppx227VRlcbKtcnKxKd
Ii01UGtJYOKdrtk4JFRw0/0yYUyXpqzmS9Acyz10Q9bapSZC0EYS0r/tWMRlKJg1t/bfbnvsEIM7
7j6MnnsxB5JI72rgOUQDFrBF2pvtJ6dqyjYLY9QqqDx/X2TUbTnSbgmPcmeF2WHBClyPGyCczor7
fhY77VFxyaNLR4ZBZnOsGeJiGVELS98kJkjRx7g4mH0pBDbTYAJq9Eggx/ClXIg0iqw2Zp2wYs2f
HrNoW6FgKGROobklu54anCyWkoIdkWABzcEX9eUK21tdogMudRp8v1Mn6Nlh3zk1cCzYFM3ZCKjo
gfI+AZK12vB/JiGlMbnqjnY3goib2FNLuAE5taBLT/RbtdnT2Zc0NwMFe1R6debOGo6o8O7oOWye
/7rDF1i88sMLvISQV/Rx1Z2YqCqynqlu7nbdR8AEstL4uVERlcl1LQp0IX4q2krfeIsUlucDj5qK
+oxZviI6UhgniJiRbo7Hw1Wqe/YlaAXzovQ4DODh9uU1xYFTNzfZ756vBvH10ojKL10AGm26IDVd
2USLClbcug65z5MEG0uhPjtZimoCfOGSqdBzIdrXgbfgyfmpQednv0wNyfSJMVqB8qgB2bv4otOs
NiD8NzlZO7bLbU6uku45gf8dsWxRkrk9TYW+A1m67jVJXm9xSbfxMHSTDKrBdTMo4414N2CAQ4qp
L2dljqleukIfD03VGyVNauBccTrx0pdng4GL+JIESzDrFMPA7XRfke6Pa/d71T6m61/dwU57RUyB
3pl4OWXuUn1VJFOq3+7CSxxp1mJ8C0NbUAmgMYdQV3PwO4B66Ns6umj/AHtaRc4PyAgHAYhcvhNQ
mrNlAEUlNhVyvvfYe/X+62A7nhkAMpQAScF3hc4Nv7adaqFvQ3+XgnnvOcF96oiSiMXIO7SDEffc
0n/tX5Cfz89YHjezUG4CWwUr9FCvUf3oIzqwxrxiy8yqknxIlU2fsMwOYa1flsq/yYweGqLNAY+H
wiiY7m5cONTgG4jbxJkq6nxBgFyqqA2wLhDfr1bxM/+h3EF03mOlo3hP1+cDYTb2/68BDO92+OEX
loaaWcJdtnRlOwcjcOYXeJLcfnZdUfxd8Sgnv35+7KNOFtx6fHJ067cX9jFLZMN5QQevdBs5LR//
5ixX+D/dxOXFRlZTMF6ps6oDqpTxwcoi+HTuXfSVfEwJVlt32m6JWhj8wGWWfYhpmF9rp6DKFge4
74a2SKlMOJaptu5mit4IhxE7jnAgwsRQzn4Myp2y0vBzb1+a0ionAEGiE5JU0s4l7BzX8d98C6x1
TlvSO7nfWFp2zxP760OYuO/VbIq2mQaACL21UrC5dPhzpJZD5NqTrn4fk+kFi1G1ou2QgnWCcX0o
2hLRdwHtGYSaX9F1VLvBp6OtND0cpaMruWzhmI/Qyktf5CwXCSKIYjsWM65hZR5ldP4eZaVSyg+t
h7j5kOV4Anl4MbZCOBy6OOi17yHfUlwu2VEZDKREWMC3XYlexAf1XqSPtwUrgrWL6iAG0TZdoFW0
yi38X/g2IZSA6JMjDfP5wnRAZhcZVMsoaFlebrVG64y6r6qBt+yvmmTqBo6luY+vEjhofMk1RoMc
OVAmTcw7QxKVD/tDg1ejxjfUIlFKaDp7i3LT0Ig5IgH4UA6/bJMLi5oMZpVlzz/aRHc1YymRzM1d
pAsDrE8X0J+a4wmVs8Pad57IOW9E+auuI6h90MQ9ZFt1+VdQNSGW21XwCBB5M62wsPI7dyACRIzL
9VDgDi26/FY0MBqS2/54+kxX9DvbL7wA6WkQwGezuw/Qs1Tq8iLC9dYDlQ8drOJXDFjS9bf1jmdO
75OWt+KzlxOwRdx156JSF951w/DVYoRKE39vrXocf1oFU6UsGR/Xux0S6bKraSMFecWTKyusMxe6
s1atZLi97fq5t9XVQuwYFicDrSW5cEiERmnVGvvbcDr4r052ziSm52dmb2QwU9U+AtFaVCEctTsX
P91XxmaEusEqJfw8A8HQsAJq8zFOgWXLOlufrVO0eaqQVooSPRJyWBLL4CR+pIt6Wpy3520LNULC
QAlsHnhOZuOUyff7bTtWHolhDXpHd9lRInSek/g8uZ93X+ZeH16xBFkNzO6ApCfOpQQHK4ChVY1Y
rGNKP3sObPkXehgM6ZgN/YMHgZHtf3IE1daIB1XP5JHeJ/mmPBfLsYnVIqkm9LLLwlM/PAc6V0w/
h6Xb41LQyTij2/d8ERpQvnIV+DnqGCrrjgj7xqvqPqxC3X6Go4Ig4wlIg/7aRLi96VJ2Y8/BWpRU
KW2TwaqYjW2FVk0omhjEw61JaGcTLadPrjPA4pNOdvHmSGABOcjgdIGWQci0Qes/raYkl4aD77nF
cMpaC36LkgYMZoT5SMnbrRCxCDjp+c3kEGPigLEaMu57Zhxrr41tQF1g6riJu+cPijfiP/h2kgSx
/VdGR3Aa89MAZ7gl6zTyQcJEIwWbt0IXANnf5EqaX1RgxzSQaTL2bkqAuRT4blGy4uWcBmB45LLh
9OFVDPSljWX7KSpIFhgq0hykA06R6AzIJs/o3UIr5BUYGQWdPWDwEJxs8XnXqUjETVoxf3gGLl81
xO9ojYrcjRu+ojXPQzxNMxP1LfZwjw3mbA6QAO8vi/GnjgFmv7gbvJxrN/a32bBiStXYKld/KHWI
Nyw2gs16tgBbWJYr3cll7c2PB8SyAGE54pV6NsN7hgj772BpZgjfA/0by6AaXIJBjAyywGHY3lwc
OWEs6GPHjwxAGzZ7xdR7iaSUtzmLax7GfkkSJ02cLVNkvHYtVZFfurjcqc/riJSzdiwnVh/3jUb6
nxUDWWnjjxVltb2I15205/rAWrINUeblzTY9TcOIcCjX1mNqwg4FByH69AFwP9yrzkJXhjTEhlB5
K0+piUHGTZqOnm+wLERUbSl73KTAboWn2RuZVSEhbKB1B1rHB1iJ9CyjSxhh06jNi6DyaEWo/XSS
FTqH9KTqbBsM9vhAVECCoQZHqyXa/cmREVjdNQG8NjTxxnk9gcNOW1jaGEaE+wqKNGU267AqjCBQ
1f5ljifKbQVsuGcT7gmXlY79YmkhaRexp0bCViUCbZks/9JCUlZEjYRAxEZUBHASyJz7UwAhjZBb
oY0dzNAdjaWJ3yYEA7lyjWyt7crVGzHPC0jHUXTUmrlgwVoORVEBLNRrNj7uvyvNZd06CxNhg4uh
ln5Rps/yhdQ2ObsmbY4OvMuHVBs2yejT+1X1CYDNPb4HQh8YJkwqVBy8N26D8IjbjNwhGzbMcHCw
CpVzKIYOngEgeEdAdQvHZmY4QkBsS6S04d28/7jagonGUjXb/2HsJjwgp0AV6B/PFUCShbdXUBkh
21TLYH0mZqKJ0cV2Waj4afKXLHkOPH65SU+L6F9pUyixrMmLzbT4z81KZjQDrgAqOd6kGNbOhYr/
LTRGbD7a0Jh9TawMtBeS9C9IDacUBgVAKC5N37xw7dQ+5+pNITxFDFXfCENJxxhpntt4p5eSWTBt
tQE3Wsy2oz48SQAX0DW252OQxU8BksduVim+GM4PxFyojckgCsnGbNOUZ86BS2WhbbiA9ucx3vVm
DqFBr3zDzz3+uTpg7mO6CTOjrpFhDP9H5goujsjDACaf12Om0KH/wrNSFAKcb29EBwpuGuHJJjv1
9zMajtJ1bPsTi58akVcSLrTMOSZngedGkosu3YDMqovMDL4jZD4MCxED/OG7fcORNv6JO6E1ThO8
7EwYBwzmHgFA0kcw2Uiie8wYc8vwiz1+JC/Iv1asZ5tiIyFfMBVbss+uaP5D4ChIYaZ4uX/VoVz5
cnxdoWszcIQRAR38ErALZW0W5/53lfHP6RAWyw/gWpkHGqW2rwZ0q60XXMPpezqWJXEgR5h+sM/r
tcNgZ0oicZNd1T7kRnlUDCvT+m4oJ0GjxcdPYz5ge5srmh94S2yqecdTKyRpH/f5XtFV6gaAEibL
ekPaax82yjU04mMKkCAWAs1BIiNwgVDqE0Kh1BOvR7wEOKr+oNLG70NKwaEcLBjVcwrLw+i35hVh
kZWqApRpL48SW3DslPxPWNn9aeuUiy0fw1rLlX/wZZLWD+MJqX9mBCesFlW8+0+guqR/btCJqevt
irYXM7ThB5B/mxgOJFb504Z+szMGTifVOZtC8fxgHQNsK5B8873NyhwSW789E2Cg0KZltqivfCRZ
J+4QJNW2abECk6DvJGZ876klPG7YA37NiA5oAhg8KrrHd0QHaZ8DtD2Yxl4IsYhYE+yiG4FgeuDD
28ffRK5vhGtSQWNTkOcT/CQaZkcMuqZ7jiHQPmE4Xe4a4RIreq44Mi2j6a2cY7BS7SSpeemERWRI
JWmMggNypcoF5GmqlN8K5HeRetS0ouQEmi00XIOh1xPrgGLgru3uxAMTHTDeDyBhBOwlrJ4N8jJT
FyhnRuWrT5fOOEEODAt1V4KDJqEcsk+0oBYyDg0tUWeh9faqzK/GjMcC7MDdoEYHlBDwrtbG8iAj
pdM/80T9jDsRfWY/cE6udUb8QB6Bdz7zM9i16MqrbthodMtLDOA/lHAGfpODl+RxGfId6rwOaBbw
bylr4bpnLmA78pYTDTnKT+6ep7ngIaRy5LfJGh/QmFFkg5oUH/YEF0M7xTZNPdM4ZA5kX3LBNMG+
WPTg/Bwf0dcG2KFNquSWtkEFg+rTTHDac9Cy29gwaLbWFM8kq4MBD6JSL6uzwo+fTlNZFp7iKcab
YP6QFq0SL6VBu+yZs4X24SUxJZ8UsYim8jZ6t4bQLRyfoHuW98bN0wyizZ3LpjRTqUN1KHYnPSOs
1uKHxKcTbFXj3vKLIu5kcEP/BD+E0ObSebRjagt5ONPaazhD36fe/UQLsFL0szL5MgpMQMq+GX+i
sJqyijmOVKUAOmD46PmsdsuVLs2IQau1gFLxkaqHtYpFwLqaIRv2YEJW8XikydNUCYUZ4olqumqE
8I2RYLCP7/qu5tBsn2exxpdn6n/p6YTegzX8298Z96X07VYFQ0hrqCJkSxTgdkmWXeIHas+bUnnF
9fRlTpZ8xA5TdLhQMO6703wWG7ZWrltpEH+9PoNkcZa4QKFQFs0qb96yE4AerrMeNVZKMdzHmegD
9ufRGW7m6kr8vjQ7Ad7VOaG4eT954xuy2t0JeIr3SKqgQvivN7JxaAKt98kC/cpfpNAUS+0QA6J+
Z7UDP+I+TlvRJia6uucEDl4tSEd1IBd6eY7zu5h1fcqc+vs579R1SiFlYxiqU6OpjVGQhIzZO726
LvpKwiilu83Uu1kFKqt8L6IGO7sTqEttfBmZ2C9Y+32nAf3fXXLBICMwCF+2OdpuV3n0cIGKvlbJ
HUbXNOHHOuvd7AJjgq4FTTtmiPy6Xc+lKApUUhfHYKJpAfXjaLr2mNsp41cR5kB30XZO6gG7eDjo
DCWpx/PB+tygqcJAtklaaO7y1Ywv1vM0/vwKKhA+elxqhaLy5IetiIzQ4iN6J/blS7TZ1zktjA7Y
NYy5Rk+Sq208PqmvBz8LwsD3C9eFyb6Dd8TrdpMAgz7Cs0vGx1pUiitvYOQAam1IKk7sSR1vKUFc
ETCWR/F9/FXVwzD3UnJNoI9syx1TL9Hj7cT6/taEfXK3fMjZ4giXZdUATV3qZOMWbgbCTzZHxawP
vJ49c9SeOAyPtx45ZMAh0Tm2CK5YgJ3QiQabg4kUqv7cDlwCVctAA6rjB8nSWnAvKXWLDIU4sAEd
MdH5XwCOAjmF4QY7+d6ow/gY8I0GVvN6fU24+9HgBa8Y1dtWM/W46qE3H8tGAi+4TJYT/d+VTThP
PtWmAf+vgs0HcavWXXr4vT/AYsp73ujIAgnCapCWeZidEU5jUZ2ufxMBR5zAxv8yG72s5fKd3d+S
LFmhGMuAz44fHKhRj2TTH2zUgbPW+fgBpYsWSUW6uq1jm5INpczl/buar6djP/r8ZTMBAnEtdop5
HCVlkDOYP7nv/MIryfAQ7tDFEys9EW8WKnIU+aREqLBtH1NwWBnuwHSfB6x4iV+Ebv1qdeq3Clsn
PF3aL3HwgwnnGo+PM8b7fm1UAd1HZJyeTAqffUM4cUYUvafsTLnyD/IIBf9r/ymNXhxbovBiFq58
D4duewOkG1Kz1tPvTgriGx6mBMPtldMay4LVC5EAM8gwC+qCwmEzeVSYwY+fFUcVjFfFBWhOUYsl
+Aj0qeFKn6/vDRBXYErA5YemJkleyJJVs81j8A7tIi/zKZShMpG4mYlGV59v2Qt58icdemgXFxwD
inb+ytIsM+LKd4+lK+WmvOv+wzJWLQiEfwnm3o7epwghiiZ42S6NBBe2BkabiWq8REk/ES8ZPLqf
JN9hOQirM4GXHp0AbSimUIOBxYHsDE75Zp9MZxr5eXugIuAUOqJIjexyOu9DChhQOSuOJVTX7GBG
XbgxAYyRja/3cphWNUhi54D55FMD5lezXEO7iYKWT/9OX8hNly+wMFsF/otJQ2V2ERsD7i9OqOUl
ZTTryXNf32BnozwiYOQrDZ/iPdIMG6p+aJn0DOU8lMO19A93UOIro7JoPHhAVyqDh+vijWPJagtW
zR0BoCi8Se2mY2XNglNbxT7f7YkwbbLSGyAsdGEBwAtkMx1F78QsPm1RudbQ1fNURHSeeazcWfL/
4WbDgspmEeSTOzjfda/p7trQVOHEVjSk1u6WWV/KO6ypciK6oJqOfk4kDF/itKwxdh673OR8RmrR
zJKACRg2H2aaazKyCfD4WQ+QYD1KSlexf5dqiMIU/8tzJcu3fb41m2/zU6e0TD/ABc+fstD4g0oV
CDt2Gy03U6/xve5WxWdVf/2ACnRuHZsEdU6oV9VILQtlZT32M/QISsUQd/A4Sgr0xdkg2HrXDp3D
C+GQmM5e4BCIBE/RxWYcQuqJvDfXo5lsmdHW0dEZ89WHswH3FhEC5v3wEHkiPd/xGxI7DjJj3NlG
Q2Ev4D13qM/rjE5fTkjd4PUnNMVrVMXkw0y4uoStMIn1lsbZLV8Dwa351Rppg3OFX3PseIS36ltO
0RoECIadGtu0dqAU30C6Q8eCRzOI/mk61Ps9wdWOPL1X5iq75W499eMFnBJuHU3WRXDkRGFuVtl1
rExUCqiOiRX/4H/iHtEBbOa8mD0pGvqnwM2FQsJUALlVbGbsdiUosqQAYRomS2gizn6BPDpwdMwA
FuKNklfUTDbP9BuxvNb9i5d1TLa3jkVvyxVcCFWeTRNWH5ESXCZL4TiZn6tNo9cA16wyWjQKe6VJ
FwaaMVKna3ndCFnPINHQhWawWc/AmjCRYcmKx80BfH2cD1erA9jB69juCxdlDkF4Zvfb/b7tdeh0
jhzZ1CSGwhTad83ZW4KRx4X9iKurMumMM27QfdX2lMVKPscVifGptp48UppU3+Gytpl0Stj7MOsR
3PVJtlg7xmKJtooxpbnyKxYZ1ERxGdTvkZUQsbWXeEJUehUlQ4N9mnSfX/VOcOe7sy281uFATSjz
tGzfzJ9R0JNFwYdkj2k783XQpp1upU7WQZH75HlxL9idXE2dlgu45Xaqm9cLkOsQPrPnINUC5AxU
+FObJD9SN+7uQpRk2dser2PoIx3p7mbLd+GfVZJ1Tu3kNB6A7pZrBX6s0byVplRstteYyfjlLAEY
ZW9N+UWsKD7AQaB8iYzJvkRpUKvyXZ5BoLtly9wFXQDuc5sCOaWmqM+Sx4Es/vDKTMuGXYZqyqM3
SODltWICmzNLXoTq9vHyGNrA0f2wJyoM9ysx9hsTyGBoPBWupJ2sxyKjWt3EaOv7FcIuWUnFT4s8
75kgrTZ3vFNoSEOVTnXa6krK/DG/zeRmiSAq7CNmVEhRekeIMyz65psc5uOJBBHLhqnjIyoM+j1o
WvdrVs7wSmFn6Fsk+RDLLBr8EeuOa/Qxjv2YCL7sFRiNNsfommJkL7prvWZyYA3rl0WiFeH9APo5
b13CRNaZXr22aEqWkT4Sy/gzpuc4sYL7Vg/sOKqRnFHM4Pwc2M4EnqzweCplkB8/b3lU0gtQXNi6
RMCnlktl0aMYe83y2FOADDa/+lHI1yPLAyHRotSsDdGP/5q+J7Ey8Sd8y7vHpwCT5gb+0yZ3q2dK
E9626RvWEi3o8R7zvcfSSJ9hs3jcyLtGc0AEhyXwMh+kv0IBcemxZIzqfNyQyXrl9BGPF0xvLYWb
DmhvDCi/glwPo6WwYv2gvu24G5tAAVhTCBuHHxBBRmr9D21rrYVzEgN2Z5xH42i9bJYuvxzHG81W
4Py/KbxAY4YEXaBEqgjQ803Z+z5lbuk8+e0xFstIR8/1Ndnibwm9SnEoXBkiJtwgkZLVD1jYqA7i
tIRYYn0CBMCUZqkB1UD9//Rveuhqfohe0iM9R+xdFwSo+7lUTl9XbJWM86r5IlagbH9qkuzc7AUo
p+NK50GDQDyiV0wH3EsiU7vz5sl58pynJsT8WpPNbYr7fcKzgfN0Y/sLXC7a7GS4V3Da5eHIqxsz
KjP/v9PFbemUuiYdFOxB3ra4i7LWCc1UDaeqyfbufPS2u5xGFxJ0h6BaZh8CGxCRtjPnT1uI40Lv
iTYV0TxoLIM5Z10/zzOkwlaXuUzGXFTZAUOMJVPnri+pqOXBmG9cOq/uRTLKwa36gz1GpiTNFG07
sWbjSGZcG3cHLCLdK9GlOnkW2yUMnoGFCa8QhsQTviR1cMJWXR5aSZlq/PcLJx7XLagTW6WVvnPZ
LJehCJJxcaT2nqB3X1pcetzb1TQSFzVYVnldhPW2H5jzMdTlSq5TR+yPM7X+kWTr19qknbwXZxLr
U8zWsFOPUBfGhP0p8F6HQUsczPDhULf6MDqpYAwI0uOl1ozqKB06eDmLu6GTakHQEekHghGcAYRy
1kWcPJY2EpzDszuuSj5b4c6IpKH/YmUIPL/lMo3JnQyn5tctFxseU0wc/f8sZiDudkjoh+mPRU1U
cvqFNXCKVZ9CIJmmluh5q1P/XMVE/apFnv0yXGKOsHAhb/GdSfwqYN6j06zULXEw1ZSbk1KAgeH5
zxwRfq4/7aKBk2OH/uqD3BLYfkRRjGTr+QBm31smzNUu4EmScAVsqdiZ1xWvdYhBnRc+Ci4m5oKW
c7GsF3LaGVE0G8ueRLW5W9Wn3mLhfCoLrwJ2pZVx5KM2eF/S0lWfezBFufuNOpVfHz4JTTTiC1AT
KnylzGv0KcAqFVbSMvp+9w0ZiMf+/c8aTe2PEROpgq2j+V2QzBRpDhCTfW58vCp5JDwrgTQoQFJ5
Uj9UikIi1cmvBu6CqInGhuDL930n4NTrIfwFbDrc4mRTOxS4Q5X6tTDkew2zsR+PeEaR4lCIUnZf
kiR5RIJKuTctEWaomn82iONj0JFCXESRYTZk1r9mIbfQL7L2wJ8ZM5vHnn9bZLE1Uidqe9sEYBGs
/BoQfkO3T/psKI2Ab5k7USqlgplb/7weAznrzmCqCqg02C98MIY5U3wmfs8yOBLbG/V8uM63DjC+
UaSXKfjVdtzr7kJRXnQCysZsW7XJFDwPdJNxy6JLalKUpVAlZ6DJSlzDz8wK7MeNDoJ8JNoTxw9B
VBTUbQlBL3hy3DZoXLcoUxhuCkJyZoB6plHFEcxYF2FE4WowM8v6Te4ltwZhTfRES7RhHFShPsJQ
Bscx5qU6r8Ax1QD3dwjPEjaWj7oETkH/HuxrULHJbeaWhL851K7QjRs0o+fn5WDxpk4it9Jf0rl4
K6Ry2noMv2sjV3YCcoc9YWZGafSttQcGhm6LXXWWl/cwkjRkXvbRhiJoYntEXLGzqNJ6brVOZa3a
zJEU5FzdN5D39wBP1Na0O77g7wIoXyPCLyScw7qTXbyqhDaz+iJ3vLFn7cTlfy405aYsbyO8eKmm
BRikouH0VDivDwvNrdT6b/OO2nedg2QRfg5gOqkkdy5kf+eqCC1c5/jbse+QT8HqZ9N/JILKeTdf
FHVaFVoxzrnoUz6yEgDkBr6C9tqZpr3d/vzfzM3/9kdPvfx4FKger6i4T9qtY+/dxX91+IQwws8l
SoNgU738XcpkNZ8nica+9CQTtcl9Z+OoEPCBoZlzPJBAUuU18nXP4OhCDB8i5H1HJT0OVrfi5gkE
SDqRb1dly3wsIEQdDy8IzEk7nbvA1c92SQbi1ADnhsgx9+XYAlaBrSi+69NW7L2yS83PH9waz4SV
E+I/38X/1xtAy1ffCgJhqy+OUTP0ngBH31Po5NtCK6MmtWSaU8wD0R9eMHAYkdDKmuzVMM5KPCm5
oyzGpbQl/T+FAW5g24Zd7cn5u9uB3fg6l+DZX3NYmeAKEA7NxlJD5BCH2j0Wj7PBSn8IRbCLS/ER
/RblI+LnXDoPTVfczEQzedthW7TPIcF4PoMyH+SNx7LIdEdSJSK121gvATYfItcIeGg9ozs22H1F
BC66F03CgO6F92DOTsUS/4s8CLDCtLHdfwFUJbABpHD+FUbvH7D52qSRmxu68TwZwM7araQL8uAY
fEloCvyvV7U5Df9QSRIiEeGVKxM/SG6L+T3IdL2CTJREwSUDPuvs6VfYuoKM3uMJxcGCCLDEtvVg
9heigfRpQMZ6MxZkDVP58OI99BEf+/6F22Ad9eTFwj6wYDG9Iw5/Z37ddbLhdsN2qkvkMVKYOLS1
HDgIX5g1klVgJXRi/jDFE8OAQBEYXvrV1dHCxbR1PP4RtL4XQj6ChB7FxMzq5qE2QXNkNI5t/Esr
0pssIhZxLyJVMaepIZJ0Nc7XBkkQlBPGzNfDHvrqkjQvaS5z/fLxv/hANirc6wHP87/RsscVl5TS
9ZmP9Ydw63uSfavF2hleOiqnNIU1N4dJ7jBHuZWg8IDOlpGX3Rnh/mlD3XhYLwLX4auSwHSITzyx
zEdjzHSh+AVqJSBrqV4s0JrVAvGT7LZzS/Jd/KA5QolYkLxfeGd/0E/6pjI1azkTnkjqHKvaMS4m
boSwCzXJT9JlV6pzRlZKrzzH13cNiNhO8sk+x0L8ROgZTF3UTk2XtqfHIyJcHZPDEVk688lBYBV+
YgOmZodafYgQ3NhyJcsENjiz/DA+JhxZCIKNhdWQDRIDmvVQcPj1tm84kmvWRqv/6F0hN/i781IJ
qCq/X5CsMnTIRCkvytVRxt44/mdB8UKJ6oRFgaBYl2vuZ87acyo2bTr4HwQLZc3nidjnQpWTJU8f
8EN1kl56JSSabNsrTZZXHHRP62h+G/98QmzO6ecVJ3cZf5+zfZeW6GcNTwiXbDxDws9EmrLYwlIP
V4PnzVDzRos0uaNhYRiOSnmVeC35FM08tdcOZJ5XAQxMRL3ndtX8lSwFIIkPfG/oocTpMwKP2K1H
dlLIRxqpa3Mz7TcEBwZYpLtpqYvEt6UaHw+PcND2klojvqYlHkBgch9gZyp/K/Cp7g5X6/F2lbIA
hJb+4HHO4ZT9btj0kxx3PapaqSrW7fGQoeorl//2PkI+zONJqX7LZWWiogda+9R54HaHtJu6knmS
lK7OA4xJtAogUQsQhARNVOIWmZ2xAbvEKnN05mgdFVHNad9dv0DTThfZtrahr8Fz5kX6p3U7lqxA
14xhTl1pVaFJCxjvHFXozqQmeJPGxLt82ZhjXWqTlEI+HzlGS0PQyOOKRkNIuOQzsXstmMw5HdHU
KM4i8e7w9kNXqDgJ4pxhSHD3IyYEMDMX87KzBJ0qSfuIWOr9NTt8lXqMznV1g/jdmFNwlOy+Vxb0
sfyF5Yja6mqo+XjUrjw44suTSbaKg9PwECnPiXK1VJTxAn3O9OoM64VQAIH5bdXTaYEIoyi/t45C
4hUbwZg+SUxRt+zQMRyrvOmrC/jqxX8G+zTPaN2MHcylETdYcJe2yDYBn6PZGjuTkRHSiOdCNay4
daWNFNYTWmSYvhM+9J51m9WuCcl0DjmrKMs5Q7VHwYBLOn+No0HfsWbCO7+5clnQtrd0wq6iY7u4
OfFPibKxdY2TPKEYNBNCWQ8picI/ul+zFXUDmv6e9F31IDfok3VTW12LDgLg4wpEEa/ZXfLfIRDs
P1royzSy979XWzyNP6oo8D9vjDBwZr1zFbQ3AetJfOIRFUCurd8NtAHdE8MDDVoR6VxJHk7+UbC/
lg/WE4pZNJRNkKnRuyCKa55qSPC99sHGz7n+P3c6c0iYBIwfC3p8yk4z2dGzQ+MolISqbiLGAMXm
gKUTJmmSAaXfX3W9FxMau+EoacGAPrTuo3l5zZIrc2H0nUZI+WhsEOT8+45aGFBEx2hZKUrur8aK
tLXG+7z25cwaRgQmywQ+7hLeb/vK4kkx1NsQ6GuSnaCj6a00sMsJv592wtsifV6b6n5o0zPSDE23
KoDZ5HPbP9d13VWbkCsBvtvOYOYiWjuPcQOZcSxv6VEJFqhGQaXnB2tkt3tFxAiUINAr6GXm2aCX
fLV4Sn9FftMDSxiiQcfIRrrFeFSjUCF6zddNjzyId3nZl/+tzn855i/OLY8HfjKY5Bholhy+k9V0
4yMagFNJrpe4Xa9uXsO4e8c5q8mPY9RnENWHvk4r0klFiyjbCVnPwVleVfa5eYI98oQaqgjIRhjb
DczAXwFMWi7eBL2NT3rzHhJlzuBITn496SZqvC/w+in/2S0BNbgPtubp6j8/lp3X59sOXwrjkkKT
73/e+tWVjRLh+2jic54cp+Anh7ecrPvM49PegJ1tmJB5XY2gSnt934iBxwabtP3UYB4Y0x/XiLE3
MYuv96Q9q4eHyk4yvAHs6Cxcq/czBOwoczqg++5L0Zb6yDZ/GMPXYyJsFVAvKDP9kg1PlOhvtwvA
JBJwByh45r9ZEat7uGa8U6ffRkwqZPOn3tWrAhYs6F0Cz7XbJDs/cWfTspAWa1BIPn6uAt097LQz
jMexa3oma5Q0avAOXovC1SJpYokbIqAWTjyIcWF+O2dJ1Gem1/LnEIjixDMsMUTKgZoJczHqKy07
2gRnuRnvayrvzIBWvZAi2pVa1udoId6MKAmsYB79p783/lni1tp9YqoB05HcT8DNQ6X+aew5rwx/
oRkzo0zAkweuUju3byUthruWO5Js7qgREuS0rTrczN4xEyKBnoCzQbAk34oF3tNXAuIcx2oRWKa6
KJ8dyWTJG7YOtd8fu1PHS0B+Oz4gNm+6lOjSCGHXMiux81SXWVHc9rhQ/usIHNr93Nn8cpizsQSj
0V7KJObMTzkb5cZzNBxVLVdNrDXVa7OVSrf1QqUZSN5k+/DuQg71GdZzbM7sKP38NojIwUVhcBJv
lADZenP8x/igN8aT6AaFG8Y9wLLnbHPYMuvn6F6QpXQZ5nWGtkDX6Xpgk8Tqyw7gsZX6aa0UhZY+
/QAnbAa9hYvX/J4FAxQlJHxcz6xqru1QIu2n018jk3PUKs8CFRP7YIthtVuFy4dWUFImbJIUfA04
e6c5wlawcjQjFdbvf+6Fl0kwkCNWP0X7l6oyxIFIyFWr6PE162nkf721dup+ZXcleYI2LATaVtdm
25QCeNTMMK4JCn4UOfvVUifLSnAiszUClKm2HRtR3kwCB16DpBD9pUKxolAjgSnqo/dQ7GXKVEU6
TO+q9DnY89ZO+Mf4LPFz+vSKUAyZ4gLThZdP0m4sB0O41WTrJXM2cDczq0U6DlIdrHwOKo0/AYEh
TuIepCZvcpnhQ5MwBjC/W7IiisdGCt5EJtJnWl7MXdsX2w/K2JbynaqU5/7GbK51Xo3a3iWn7SGS
ICK9A/DAffklS/lJ9SKNp9T4i5dftQdbZKjyui5QEX6w0GJ11Wu1suBIwFdMzVr7PqpJiTZphh7P
SX+L0mWj8xLKyoH/1lnMqiA+IbI5OJRczfkrXoho1G4Upu3ZOnp1DJnLM5JtSIl3G1tDFKvcw9mU
30uQzcmHAgHzK71lvIB9GFhC6EQ48J8Uaxa7CQ+PTIU/zMBqv8aK4/XQk/tDE4l6xiwPSNem1pxZ
Tefa87PZ6ilqOIbo+oV8YLyp+7g0CmAqYILWYoecq133o70Czio9KMNzEMtNjG8XQWDI+SAPZ2+z
8SmawSBqgkCAjTsMV6u9wFEqg0SwRr8Urz5Y0xHuZM01RBXACbBQ2M0jH6H2TQWG3rMJ9J7KQMX1
RWa0Gv97vbokUmkhsycLZk1xcbc5GudeRbeBC/Lgm+Iv5tRbH0pbENWCpYEXj8cEYXhuRWZ+EbJZ
zVJJC3DNQzV6khHSESR6ajLKMHbAOP32ei/Eh/8oTStHP3OIomabHZ4AevM/B8ZCsBmd7IqDxx6S
liiP74Zz3JlTxvaw7lEcKtzQPCoZBBAi2rbPNYAeocQI+7VwJ+3K+A+wStKNAgggEv5dtRWM4IBY
RE9NI26HMbXqPn9psiu9kmwADp2G0H3BM+LK0uBLWfO6XMZmyLVvpa0qI37z7qQIMgFFOvScCrZx
a8kjKnmIQFa3nPaOhCNihELG9/7r6VE4+DnYRiIbFlLhAarVKZFf0ElATKqGZZer1iygZUzy6SFY
Xt6dKYLkWvCkM4iE3FvlkZvUmGtDcJn5ONzMXWUuxOc48OVZz//stcFmpzrh4ke6tDhKFTc4mnQt
8h+3tfmeBwCMhkvqsqUTxby+o6qBNoBEydc+Y02TpjN9rmRbjCB+SehaeEty9N/FczWAi4/Z/YM4
3ug4X8iRme1SY4cURMroBhQIBfjmmOen8lQyDW9km8SZEOKlAZcm5B2xXKClltycLf0NCvpD+IQx
cJOvi5ZkD15X5viJF52nFqxBHuJORdamxeXj4/18wfip0g1hoKndQuuRBl26fotws5zSIoW/xL2M
wjoTOfmZaU4QJlZiyk38ei24RXCTCLkeBWfLQrnVQ5UTzGwvvD/A/OhZrq1j6EaFYt/bP6Tzsoh8
Wa6nO0aAzb5SyawNSZuKLXH5EOXbakJ7+4w0p+SlhYsAgEbN2ztGPvsZDqhXG3fQis8YmurZf0TC
0BUd96NsWiDJ9DVknZQRcj5/bLDO/4tqrNEX9YHwI5pozg0fXyrhCK4VQsmIbnDOc4G0Z9uP4kUN
8C4IbczwHlunrJAe3AsXqdJHDYcfLoDrsLKfVlQCFS14I6kL7w309XqeCnfQOf2UOVLml8Ybt2Ns
dKtinT6LhhAHYqgO2H9uW2tmDxnh3EatYAGB4BZPLqxRd9aUuEyqNmwSdpsQUN425N3Txt30ma+P
JfvK5EQhXGB1oQDTipNFwSpZlFJ8KkmoYekqWSj98kb0M0wL2zikRtUYV3K8njHIW1O4YMRxYttn
n1ZRTnzInmKdZWHxQlv4JrIG0XRaOk645iN+wEk3VmQ/xhjsvPLutoiav2RS785XuLdKD+uBEo77
iu66ZwJPc9+u3U1fNF82xfH08mTMQVZfEFK7GHW4BYXJ61bQucuDb6ca+t4FKrrD1VaTTsunULAB
s22+5vYkFNWoQGQFnk8EMhR+5FqF6cmSJzwGBxPTF53Su/4PkjQAlXhYnLhWJg1nhmnsGDETZxkF
BABGQtsi1AL+op0sk+wY2gDAJsxE+kDvEHRmqR+Kiw4ihtsJ79t7sazjDPrXI0tUJbFIigBjdEEQ
Pvh7fFe3RyHv2p09fi3qulP6q3oMU9KuTZ6/Dfitiwqu3Z1O3dyqj14Yv3yawUdsoXiR7a474vXK
T1VBabF7TNVx081V8+1d5wjkabTcraQru5hg6Z6tDnD/C/leaPcNU8tRWty3kKS3lqvhqqUeAbrG
lUgPrzLSk74GolnAPZ4gTgBKSVypk26bc6CRmWEvtb4myMzgYPoXYHdhYkpVQ+W+klvfbP46YGld
7dLRxHO1leYiwwTksihyA4+xKMheFFQMu6efXWNbZRtJj1qE6gBoDS4AEbqUnVHPhkKGNd1Ks230
yQ9MiBCGudFFOw/NdGpwYme2wZJpzns5v8C2tAer2Cf1LB3p/6D3Sv+O1uqbZIzXBznqZpNyTHWk
DP6bCt0/gZvVGwr5Uof064sCsRtKJcu+ADVMNg04gtuk8ZgWnziQ1wtotcOXoGsouv3u8yt0pyO0
Hq+Ribqyy0zP5DmWMjzofPCPQVbWqnmn7RGYiQ+HXQHQ+H/EPGoWFw0QJFZjQqoM+nMg+3dwXIc1
Kvzmrq/tby8EMle92Yj1OnUoD/xlmTh+M7HL8nXpnVlNlQHeUhkPaNcdqh2ufXLFEmoFT5gJ2A1O
weValv9udI1lKhXtuYOfOViJqS46okJZfAV7wB/wSczVXkBOpeqlgDWhxZKNYvP6ppYG+hnYQvpT
774rvZWuo6aS1otqG6eOpHFG5EVbR91rnI8fHUfVPHroUay3dd0SM4fUbcnkDUCsYrRf8Vuog7AY
0QKnJ+dJfQJSd7Z0IsM9qQX/NX11cuik1hhY9O8N/3uyzIqKkYlW9PHKhS6zzX3ZN6bmeSt0OPrK
iWUdLOXbrW13Yq5kyPdCSQ+guM3EHQwSJrYuSCDcZHd+b1dtnqzw0EEKZhLnx1Fr3RoOiFqLJ3sO
cJ7AVKKT4wQgreWXG1rNSYDL1f5dHS8p5Fn4UDMqihfMOxMJ+Eza9m26I6eU421FQgO3QoZ6d82n
9lsBCNZSDAf9mSty62s39umEe7cT/FKfITdtjv/oQOrQKv4wxoctAwswsW7d08S197gt99kdteV7
lKU/cK+BqEzs6wqy8Udv68P6kiROMoqJb0BZ8RiTFhO4af0e9WsTiK2+Eu5B6+l+QJtXealsfD3+
FKY8O9oSeY8f8vokn7EL6Jfe6///4FpJhJqUM2on3vfpc0wWtvbAVUW8+jvynJg7M+NNbT7jDDsr
jL2V6fpDHEpUD5F2PGbgwze/vZUXLwIMLr5C5zjCvDr0vEus+57WV1SCUqlKgYoUfzywgpkE1kMD
UglQ8SRJA5xH+tc2eH1kFpzCuyoaqWYy1XO51CxUQJFMR3gHmiQ9H2oNN7lzxh7J9fPM2wPoXHpk
bnQM26yltADNUPVqJSTgiOkmJ0rfaYSql+uHsJ7n2BB2qOcPLwt5kWlLXv9dky2rB9Kq8kWq00/t
A5osTF1ARGoY9IiT/zvlyA3qV8fjPtToqEChBBIDYe/gd8TjCexuJKLtdnD38axWWIRnNJRWiLZK
/calu8cNjH9AXC0lZHk3UlvNpY0jGTOxW82iA3OVYU7h6ys6KpQ7a0MUyk57NC7rSm2q02AOBpBP
mAEV/l+hmoa6tfi+b+XdgliBB7KCDWGEd+yyzkY6g40ONzzzCGD1ZVwZ2uQT8z3RtWIhQLi+vE9Z
/QXbkn5pzV60xGhWMazfvco3NRXNQDIi3V3LEWt0ZN/g0vcGr15V032+ISS+NvgeV/5hybHHwEfn
WOOeSdw9BcAShZavOzsrpNTbP7D4KYzOLbyn0PZWblamaMTs8VlrO37nxCl4lg3oBte/R09PzfD7
3z5aDAgAsOK3/K6YVZ6yr0gSQRGS69MVzYOX+kGo5SBJzlYyekdWURgCAGPW4aHylqUlfzUawLnC
vE4l7wAZRv+aLGyUzmGKauwqTA/Y6zF614NxzqQDyVGOxP5NL3ydCe01VS6eCcfepw2kGC518shk
cMrk87Z7d2yDHPDHRCrsIMSCPWYOK73Eh7Xk7v4QOHx0FfWSwVzqZ/eGGssvIRjfNBAhWJK2q0Jx
VrAxapzu2YItrA314e8su/rYQzFqGMgCpGRwWgMfqi09agybfG+MrIDCUPyU8rE262kq7qpbqkqf
05T5lX7Md4gADKdMdxn83VEod/4eP1MEUlMsm+04J18P2+mr0NsSQgWQv4mCA7BzFDldaOYAaPRI
MgqF+rYEKzJnvkPyqForb8N5Ahb3GNKJiInaHTgBnOeCbjoAPR9ezVJ5AIu8IkgvMOnorMBB0oTz
HANsHJbtT8JYj3+63kEKbKhiQfoeZGIpkyulputd1jOKi5rOz5HgGGd2nN+/t3M55Gc+3lcNkBmC
08n8YLHsBIpseK1VTT2YFbBDxYPdPM84f8OCVd8k+zoYU9oJPunksw78AROCzcXuK9g8Zds4DyJj
qrqLc/qNUSjzQzdMC6h0O3AG4V+WoK9zQXAv198ZNysrCrejAtcaEol9Pw8I6nOChXsAiyTvWcKX
nzToGIQOzj4RINMuxN476eY9sdtjW3nYb19DZ/o4PQ+LZWizEbHcTajT8pFJzBO5wg2r3kaeFY1L
rgNTjrqYA7Pmqxt0hytYQmrRgt09tw9Pf3fLD2OzFtM6I/D5sWfXQlUYDIeO/IzNbnTRcyRDAKpX
xL+7lmBYaz6HGyBBDhdxmB9zDl761alXJ5vTfNLVFIfQzmagdVppdiKEUoR1ZuX6S+mM8omWNCEm
kXudrZD1WLx6az/LTbgCCghBeJ2u2Pz95uaSbCfkjQIma4AVa4pCZkqL3dp9e2LAtaWUnybFotOd
82spk2iXpxrKljmou/+hDgoOow8Dtipb0u7v+xx65AdYec1KDpfZRpI2R1z8BM3MX3zJGqMSh+YR
r1fzsog5t+RilwtXKSzkZg0Bg+j+KdZE6oyRGynwn2nLsIioYWftPQETAkK9IbA4K1ZQIX0G8/JY
Ag6ufRIsH2o+aaRVN/pc6X68ECvpw40CjRn1Uqc3dgFGAv7QLMdVgthcajJUvbIwut0/+U/kMQDD
b0IcRgWMGMK4TFxgkmjEuU/GFPSbaNAfeja2hjyPjXA4mAaU5gqYCtr8KFXJPEYqf9HfQGmv+lUC
9K1vjDiyFYzCjJ/XG+B+3+nPCGt/8J5tQogWs3IKqRh5raDWMujFXrxn6yZD+NwrhifijuVBK3Sk
X3lNNVetTTJq9wfnQggUnCVpJUbjsO2OCnLxVt9f8cCmO9yXGz6RLZNQHQpN5a6Og6WmsLDnYRIL
Ookw8IY1islMhpQ6kWqR0opfO20T60XryB2x8dvfj+3G5mevd9VBUu0ARLvOXghWg61BktuCgpbb
o83OIbAyrky8z0VV57QOAVuQSbu0SwMBy31vPR92X6fXXayYMQ2azW5NarXraa5uDmIjrvmKIFEM
o7jCbT9XMoUSV8guG1Rs5fl8JLhNMLIOe2nwO56brxEA6SdlMbyh7xblSTxhZu5RglwcIlgzbUL2
Hm80FW8UMiCVeYBXQY3YlDEkm7Dq5uKuKtA50E2ox3o88ZxNcem2fNCdkSH3zZ7SxflobzOTSsN8
bMFMRkH/yR8tFRdCg6EhXguE7eAZXDB6eAOfOat5q/rftg6nQ0o6N3DCFd+z+5LPpo0Z+8onphBR
y/vkjRZ7Ym08lIXxRLwYDaOjz3BMKvRTcaN/0W+Uwm5C9i4/sJfxDaTz4bXH8W3lAbUmWLY8xwkb
dxetsGf0u5D/QhclqtX8ESG2mOoY+FaBPSR9xpvUl8nzeKoIgi0/8+IWIkOTvHSVWOdUTI5o9I3t
z3mNaQXiW9QqOj6oWd6kfV4i1YQUZKANJ1kJA940H7lLFOgRkvDP2uyUK66Qbp86Q6tSzos/MjjG
eaUJnOzWKiywdsRqxEO2ZKCbG6RnBMi804eKB4C03/AfDCUZ/fiZisPO52y6Z+rZ2pnmOhYiMfUa
XdMYXJTzFFl9hrG6ZVWr6CfV9nyJiPNlECDc4XQ2k3LmH9AOc+SekAR5ErMtZlzQl6g8WJLjw4Um
JjBr5k2GEhkzVzGX/ZH4rlsCr9A1wGtcqkGgOAgfnYOkzYXLjtprmyelmNXrwPCVZ4OfSEGAyc0D
uP4bMO6D2xaYABS+Lxeu+apdbTAcY8qaGDrJKb27035nZ9sYA2BgPjcgmfyBWSNa6QVwDA9Rv9hS
If+ugJX/qaQsHnpUrANouK7JUhAgF+qpSPKDYF8MQD0dEIMK9q/1V1mRk3iTjDvbRZmKYV18dLHE
ek59PHJAq4dQn405qHE3tMZ+uiadjAmwo/3JG44CK0u53Aggt74WePJBLlUCT8D6WwcDFU7E10uu
MpkOhg4nA8/SEBL081wvj6aFnyxPWKETEVicWpLVOs5m6HfbJYLffCZ6U4xWCiz2Nug9obeugqLw
ImaN5W1qXdW51OgDO7KH4/WXDYWxynD5EjOhTDZ0hz8k51e5OCYQRQx33vk1TMKwt5ltflkUUOP5
Z+ShT2+G5oiv82wWxs+kpWeN9ncKgPpkHVU5t5zpsz4Bvu4ziaM51W3wF9uBcXVulv8D4GWBtzSq
ejq0nsD6rM9BMgmHd5Ruqj6kRe90rDpi3WA5ijDeWsfcrBWJkK+hIWhAV+kin0YuyOmNtLtsvBww
KtK3lBEHVsQmOggs0CslmXmeteadLtBWDdrHTdV6g0wCZopoy+S6pYEY2AAK9iJFWecIm3KqYqGr
O7f56x/G3RRJmtYp+ULaKWQcvpHZh7UnzxQZoRCgzQn6SNKY8R3TOcjVSB4DcXr2aDmfQ9c/IrhV
Lrx1lTGsp3fmX4l0ebk2U/Wbz2exOZbN90RVCmrOI+urf29gmPaChOww5LmS9evIVFqaM9hZUYze
43yTpXZEW+rtMkdwpEGR7lbx8OcrgExVytfZDwSNy1q3QrZb6AmphnXH0YXqDETLBYKA/QBDLUZN
e7yedUTWhSlNHVyJMZjAQqSaDgjCCdIeslYV/iIYCW1YIeC8TtMcRXvQavJU8/6dtfFHr5dbV/YY
vyaYSUKilGXT3kvu5QpWrzvpsCKW22GH5L5UsxG+5A/oaFH7ysILT1LIhkAiPzcUeSUDCCFq+3DU
daBeeqrOdifmbiDPGbDbuYBNUu0pIuNek1R1lTYJetQixHOWwyFjXv8fSJ/NrHxS+aZBh0AAiN6r
MPzcBMxY5swUeNo4qVP8ziP/wo0Sd9ZjUXy3vtCUF3UOrlKs8lQKzwjE6y4SV4Hv74FHDcy4ggjV
xarNTNR5VF+h7VFivcTHyiwnlDNBcDWofc9vV7yWU/O9Y3RDuZYUGW5LspJY6QZ+HMED4OHD6pPl
IV8SwvpQD28YvNN1Fi478xwkklwrviHW8yqVk5b06J5KC6KeJrVPW7oL+kMTCdPcnPvh8sMk/URT
i48kGtbS39xIqd45E1jqWRSYKDjFgw+Taymc1Zw1cgO3GkEY95EhKccTZ4doMLZmzuYpOacYp4qF
/6zEVSs70jXIl+hZAAzuzXwV4V90dx69yn1yrsq23LdhBzDYkZFiw4AExJhV29j8IqHYN/n0V8VW
bo6W6fJ89mepKhIrXsXh9OnpKfE5VkuhqaxfOR611cWkd9xjYAo5o1J4Un/yOyK/KIbh+UMQiRTz
xlTFg0Atz6Mdlazk1V5+7VxhRcOF43x7uY1DzmiT4lEuxrPAueSgyM9hjGPKhn13gKOLWjvGCy8G
ih8Mel6xlANDNIAFyP8U9sm3cBLl5j2J14hkx0IzucQBJKxBjRikEqsjEaOTBhaMfEz+K88PhQvn
hOojZx/Xn9AcA/h2qYueebzm2UpRcDxXr8nRZNDymksX7V1InD+6n4KZ2RCYP09eE9qMCF2tuUcA
Mus6rcSewlNhoOYOXy62uVEeb/+SWxVCy/vKUT2cGJV0kPu5FyekYM7hHEVfhhJNSMvqDf61mWZm
B9sfaocCFTbuaJ4Lum2Jt2KOMb2o42GySIK8CNl8CjRCiXct/2/wx1Vaa+5aowFde8GRh4cncuNj
hibmR2xS6xXhhPJYBej6Lca1aTFMAPJr6KLaikcUUoalGdIbOBdNd+z4Fes+CE1Vl09a9UwB7YiS
c0XqquBtTQ3l+2igUDINw+K68X90igetrcvl2JrQI2/8PlMeb7NUYRmpgfUTXZ+sXaGJQjGyanmn
qoUHfs22iWmUMj1bLwkEmTZJBWEk+2NjwpobLs46nxYmoobEMwNl9Uv/g7cMwUXYLKqqaLV050Wa
mpM2qkewU2XdjwMRrao2xlwJ7sau1cTNko+A75v45WeExlwd/uTu4/ZwnFpyb/sc1vwhIKbv3ArH
BbrQnd5b18Iz+lSilBdabQZ8PWe6gavJZ47q1BCh1UJv6FO5UfozkyohrXr2jO2P/40g/JX2TWO9
6uaXpKAseVq6am7/HDobDxrFtqpAjHv/yFV9DxKILdbrvqNXvOjy8nLROyyOOk9Awsg8B9R4HOzs
grxHFRK/t7clpKnsL/d7fVUDJMBbQsOtGcFODQrRuci9kPatViUGAdkjnUAmO2dkNzjfW+yb1PGo
fl8/1Ep/Dp9AgXfWNflufaQu7080CLJS+TC0rbr2/YyxaF6r/1/ii8SzdWx+wAIY6tIoBfp466CY
PqMgG8LDhbshcM7rSp1tWC3QcqQJpaammLFMhu3WIHipHpEO/SOatuL3FAFvmzPV53yvYKk5CS7h
zHpSVpzZ2WxB+Vg96xx3dNigUXWGMyBqbf/xApcKk5+avVzCSb+HEvu0uwMGcg4uhcCuzI3pB/8P
XJelUvE0jv2w57Q1+YbiCPrkJvNQbNMN+3ltkxxv0+C6XIq6WKFuWVRv+2/i+TXjFqBIqMHWLYgi
eanTIshF4Ds9xxvHWNLSHBpc9Y9pRckkJTLPSbq/4kwEqdOykcJq0qRnFGF6Fmi1WXsLLoWz1QCM
SF3/djygo+wNh5gAPHib03jl0LZv4Ve8z0LWslL1q5MuesCfwo9cCrTizbPFQwkenu0457FZ1ti6
VN7Eveklc/qO6FQpKNxkyRiR70z/RvZqWueX22RKiQn6Ir9huuhLLe7gaTs7BlsXBSshVxrI/p8g
kcPkqzieJHp3HTWaWp5eEp89dz94HFnLJgcRdLiLdGOSSqjMSo0IXYTMJ/QYrXcq6NsEf1wTmh7Y
fDtI33azroBU5dL4IuIMOG+MCMY/DSWBR02yORzIUYtlD1wqJO4V9lR648YPecjdnV6/CDBZqAzP
buyFoTdOhXeChNX5303XF4Xxbk01WdSEs7A8NwwYyQChLb2LL0OtY6IuyoIvM66ZpuQWScEhX2GQ
mOy8Wb02R9FIOI8PoEbO1hS0y5CQUlnG9wRrnZRPROdJzrrEglWz9sCwq3s9TiiWraE2KhFb4aHD
+26I/1IghGT0qZEo04oadMlOqSonPqBQyLUaXayaaRdfDQ9O0V9HFwSFoFA36MoLorrVD/OoHluJ
QRyq/TKxMPujw/Mpg7XMmt6p1pDvCgmHebQ6NfUNaYm9CYRBmy1f83p+ZYIHhPgtLq3/BeBDBmMT
sT73uOt07F2l/Npr44+QUal6oUW02Q2AZewX5BiJpk2e0fLnnm5rpSEKb5qOy+E9wixW0SqG71E8
Nd0IpxxIbPKRE8vNJ8CNwtYDf5M0M1MwV/ZjTAm4uuXfAVAf/XkMYOt0SY/VQscOQdu3JhbecONS
/PADZKy/aS1IJmvlLIVefXJyM5BHA4jIzX+eyiJVam//TA3WC6V7CoplKfHLQHCoC67Kq9dAxz+X
78t4UwhJLAe2ppy0kTGbuJ1pXy3IeU16OHNqYlKEsPydfS6uqyyOFTy60gGc2K1Grxe+rQ9iCj0+
ht0bsdw4Vqm0/ARiSbkbhzD+b92Pu89X6ztiDBMkUqbyQOxC6yB3xAzp8ne8vOUyiRVKg1B47av+
yCbQOj1QymZBGXPxcd9yZ78Ip0WzZN+OuiUsVT+9MtY3mkoZK0oEdsReDK2MMxfGk8928AQNGLmA
0CfsKhXLPdN5zWhp9M2oFzb3T3xSsXyxqUIDsSrXEeLIwIpdXTHa3V91ZR9u4LsLeuXK9Z0LcGOK
WjU2t9GkdCmFD6cjbbwdeXksKXKWCR3j1qlReONtkFN8iTfIGle5kLgulY3F/HoXgVy+hfL17PXB
nbDz2e7pvagcB/+gF/ikswcm+U53NlgX94jbd7u62RtTX+Ry3PntwFIcxSyt1Xxk+3FYU1fBmlTf
/6axxxv115u/CuUJI5c3tNEuGqNuz9CjibUBXWyzyQulsc7CJ5iAX2PypvLl9vu/GWw1cZRMI4XJ
1P7LKU9j9KryWiWKSC03TKKiZ6ytz0fwvXF1D0Zp0UArMiSD/grZtbapE/gOejRfwZqveTMcYpQz
X/q2iaODuPTND3AQvBoyBhRSZxjyv9QIbCs9vepUWDZRCiEOv6bZ1sY8ZhmcERIXBCbAceoyXRHE
oMBYbw8VwikbWJQ0n7A84srBLT7U0x1QoyHWCmZuKop/T66SmODJwrsTj0q6ejMlo6j1vDr/E85t
Wy8jn6KYVlfjCgc0WdeC5CDd0C1UmC41bkfk82TuuPDJ4JXUbFyj3LLGq0DpdtLQIQqg7wcIaDQm
CmdgyCZGuiUvBb33ke/k0IUGl9VqpdKi/pMsZPo6nEfDWFQO27sEPAFSMHt40A+S+GeFi21NKzWW
JXktVk1RcdougQvNrGkcnVHX2zqgDLAIIKihi3SqvVemAXZfH3TdSU4zDJZ95rxYp9YtfnKTZVvG
/bycBU38lbsar7jI2CkW+hKcplKRdtAVZry5ZRBupcZGpOKpatz5LY/f7LxOM2OLcVa2Xb7cNF7Y
apbp2QPsMwvHuge0/hinIBbhYb9W1BwhxbDhabK1ChlR2HvfIJBjYHQUTRODllQdS8y3z+DfoD/R
KEIuSQOgrCEN4kEsYfVObxb587Jnk+7Y/L3TICRRWClH3u6DE7ulSlaVz/EWhTSr0oIcqT66N1Wi
IOy0JS/y6+DtI7plpz4ELKLl7S9YZZGL6TOquoSk6LoxPfZ5k8FKaVr23MSnZ/TXjqEytF+P9FP0
lJCay5flLBPT1LRl4m7qFwpJXxMduEsKZCGiOt8hxDAaMHOxKHqWUOegSs7x3HA7v6OA9gI6MGpu
ObxFiRl/YRGWWbaDct3ouEmBg6YPiDKI85VK6b7HQypClD98nFh7pGPbdj5z8j5o+zGI3Z7HpE+b
8Nulc5sV+QV0M3F/sD5pqdL+XPEbfW4dBWysa+r85zQMmgd6yPfOz9InDWJxUhuAIEVwpJniqUnw
mlJHJzVPfxYEidd8M9A8Oa5pp3AtcZrNZb9AyG3UHl1sr/tNSQAVUyKcJVwx6nmOTmtNPvfSnP2N
SK2lDE2b+rCsbRHcyjHyXg0IYw1rRmSYPgGRwz68ixFY7o9ao8mhkHXis83lmZSiNm17+z/OGe1M
4otmnnfVNZ4eClt30hXbA+HAQFqqe7tNZE0ENzEWxSlOq6wnN52YjpM+eIPHkKp9pixHHxtIArXQ
nSX+ARwwwDNBWALTkMEYE9u8t7oE6DVvU7O8iMw19TViP6fStRRLgBUH1Tq4HOOCNw/rRspSMOYm
9zVrcGv/EfuLp5Bq3orNF4MdrQg5PXHonTr/xPau6ZNdk+Vwlcm84D0zDtRx6QcEIQ2bS/hGagpZ
YpDRKz7XuK2FL2W8f9ODUSbOhlxgRvCYwkPBOz/Koa//hMnIP9LryYey4nTJTjMq+2X9L6+iJmhA
CJtwDuIfDIAD79mwAjRB9PJs/A1tlmGXaYSHBzo5ftT1BEiZtFjR8VJcYaL5LKMN+OAV06CZiJat
WVKimap5O2jsHkz/gz/dPDz80m+AwfVGKvY2N9F9jU55iwsGsEHfa/cGho78l3IGTuPX3D0Awaim
7yWRksbSlGeOBzmw5jeYINzbZNqORZUIrMLXVr5H2OdNIOCECV+g7KJwwOih0+NAOGE5HcWbNyj3
fWCqXTB4aZg+a966FMR1XW4MWtAefvurC/M2QTfkKbb0es3YXMZ624Mtt3NcPlDJrS0yNes7vIsN
c6iQRFQkVcUlcIUu7LHLXJ0VshW9eJJGHcYg+HlNtI0fWRq+hsxsIfBoCJI8MTjsIKzvWfMczAy2
qaU1T+3WUnqn1BqLhv5tlHd+uzSGVPD3BPL7CeK6x/ROqTo5mwFVPqmZBk6BLi8t4IKXyUixPmpr
5nviJcmoZSLzhhqSyZmcJdlCiHRAIxXBVUz+srzmi6V18j+BelDkUXCSrIX7wwOF9ObueyovrFRz
H+FCJ+iWqOPLbbzsjDM8wrKrNp3OH2IrL2SVkc23Jw1r26NKnuJxbjc0vmNyscwjRw2AOmaa0xBV
C+F0p0+GnQdjv9rdWL9PR0SEqojpx6TbcnX3SoOtzt9hv52FmcncEvNmZu6+B8kOiQFjypmFlzOo
gGXT5H2BcrhRJ7hlMCf2xexaGpOeOoOPf8V5zWt7b80OKsmRwiIh1ROb3ezDq9Bepe+LmZVJKZfg
ARJs+NaxzLSk3aufCaHVx7oXftMCiXGDIuKDIC9b44Qdev+HWrm0bP/6M4GGtJlfWiqm0rHt79Hq
ZRd8EbZG3WEkuHAAsnt6jWDmpN5Orc2ArJ6UWHmzLHo+mODBJvO6xs3lxGbgkIRQjvhtODTvQ12k
SB8/Yqxtvdjm8iWXkjQuoKE734Zs4PUUPt6d2VcvYaZP1K1EzqobSmhTdW5P9yt1BVmGS/k72ycq
SLgeg6hmOQ6PMEIlZ+JumeXD0NQYmwRjlEjRbsvZcGGCEzAotHFDq7LPD2vKugMe7evTSVHziLcy
xZo8Rbf1rUSNl8yKGAt6ZsgFAsCqFP4Sg9Sa+1ny0IJCYEkZDn1PVmOeJ38B3djoKZL+/22nM3+A
4JYmgFGROS8SxrnO+apd8Opk2zKdPkzAlzteEM0c1eB5cnZbi2ojbwjLe0RhGI4toeBweiFzSleb
U5XrO8gTtHWvloZ7bvHfnz1AFfG1FmxadtkFyK0QinPQDEYO/wCZxvMTNH4u24aLHfspljqtRdaG
JLH9mNmpsTi+hp9cjs/v3tEiWHdDudD3Hc9Ftt7cM8CjaFPIqk58JKoRy5JrvUXe1y3agMeBvF8u
dmncmrbp1NxBp9RHgdGQDG6/cZUhBpDx+znWV05iEId6MlhdROWmh2kCdLNIhCPn87uYCIy2YaHA
xPkQtzerBRO85jNgjNKjs5QABEBYeexFZjIvYWUIAgRiwnLwAz5fuL9D51VZZdb+B8m0pn7Flkqe
TaEAyz3GvhjLIcTJSveJzVoafFbRSHNiuvVvy4BHWak3915oHtvGYokpNeD+yWNoQ0CiOjgOaTpb
XhF2oJWIh1IF6Db+wmIp2vx2wWtaIRLyzCKlqYRwISBLysUqvBgUIysUMhvhH4kgXwCOMNzDLXhV
12CvRChZGJqxQ6VHE8hnMLG4xLFtQyzYtiEDMPAsM7fBHcc+vF4CGZbP/uc7R1deNtpZlnWA4I1N
NdNaCfoV6XAYnPkp3GvE4chUYpCGPQMX0No4F954V/tRK3v8x9vNphTtsTReDO26+xQMirvEvfzP
cnbKmhuTslDTH6FoKTerzPfcuZjXLT/T9kCqQDBx6ZKLaJMUoEg+fQNoZxtA2BccjdQvVsgxSoA4
gZahSP2MF0ebp0zkKFK9Mky2yM6wbmGe8YpHRim8iJMe0vMtSw4lBBuQQyPkLPhHt+1M/+Mix3FJ
PaGlwHZGbRBd1hHEIU30EkpOtS3Y60bx37YaqUovfXbdbsH19WPg3xfbTTD5lX/OdJ+oKwJxmqC6
SfjxDW1cz6i1mqnjIEjU6zgre+bcK0MJtl/FuSuQmXVHecttoa83TInXOf6M+wCReadkl0liLFi1
WFnh9VcoX01Fji93qbZqc9kZRcFcPjDVwYYafSDiuoc578WsOQkP5+Ga5yLWIXbkl9jc9eQVr/Jw
j0qSnaegZUOGyyyopPUv1DcMpPlzeYY2Fdo2Q9GgngQfoY6LCVoyIWaBeeVDxTgi24j9yhZPl9uL
/r/qhJJJGh3lW3iM3E0egamJm4EilAeohnl7nMKu2nqPoabP+xApO1QTrbWyPt97Ea+i0QMSETHE
uVYJfjQ8OwPqyKrsQUWgYo/SrkjaHXRNYZMalN7jFvnk2478/A2zvyRn6Bgcd/cvVEa+7yXX0lRi
tOl6zxlqLnGWP7wQljav+pNFIsiD/o1ZklrpreYf6RvIIyzzaDI/6qTbFB0SQ1DApd7hj86NXKy7
nIdU0NMFE2ODkChDaV7zDMY/RCIfh4oC1gxtN21sRx09Tki5z4dfVH8SR4WCJlZjxqyQSJsrMbvy
0w77EmiO5teILPDiVvqrAt5t+yyRljXJfHKKgBDQZkW9MVRCrVqepQI7EeLTy0Pt2u2F1U7nBXmr
zTb6d8pPpa/l76SUW6KmVJ9VGZ/Rhm8eS1GG4QfwIPVoSpYsxOXNB/BtOsISe1kzN28nynZj7/Le
gOhnGsR1zCARorh9v5RGdHuqFYgAkUAZvQjPfnD8Dh77I/TelTEU5p4FDHAzqhw3HrvCGljcfZHt
Aa55W228HUw82SlxT0LfbXtyBR8+rJw152T3juHhkvMNOPf+KUIare3m/nW8VcP2caOwJ9U2ioFb
s+mdnfaKtJdS04s1HMaWGxGBgNHokp3dMBessfznYcKeLxoYJcKElOjt0cnRhN92JlavyG8BvyDT
H+p1rwcdbrw9yG1BbBlkt303BzJjPfv+5Eglv4UbnnET6ZJBp4yKa1Qi2TyFSrNsFAfZHitMNV2N
uzPkaMu9c8O8upc9E2bvoHDnpin50B+m5EsK5zxIW1v4M/UvuQ3ZZFD9ie6/XMhoCufP92gbTvN2
f8iIUiabmdhOUj7GlaJvY4ENQvmG18EX5gDdSWUPx23GBNv3yTbQrPPLIoAAtYyeXyEu8wErdlDg
/Yw3KHpkYduPVhqt0FjtaVl8HesQTLiR52oCASHqvwtKGPTMX4fsQ1OqXLIa9XAGDFNi/FQ4HlGE
cYUYHWPWtQMFSFI1h/EGPkU9v0PeJYwV8qGdmv3hq7jT+zG7FO+dwI93JA/gCys09m8Bgap3ch9g
CnySU96jBevNQKtZcFP7BLYhBnHbbadtDnCZpYDZ6i0O6KTokWy1UOpnpiOtaN1e5rgA9z+hsWPE
FTB60NxR25IkPt1wHNzan9KXKy7NhoGJtBYd5pK3Myn/Vtn7owXmOVcRNWvMgf/zBL5CUvU0OdHn
B4tb32tNFkFGII5QknSzBuOc8ejeJkaD4x+VpTnqWdngmlFKFnYrtOjlMtvAzp2uamnwsVWeYPJC
/fSOdOPIsDF3cMAFZkHsx775u96q21g0exqCnIj+du59XdS24xeedRNTSMwxfn3iD7arREbjOk5m
7uUSwapVVJYEUTprruQPB+Ncszlsi+okGjyd9sUd+PIzNLmU5iHzahtZdPIh5d1Yva4LoXn2quP6
EUaYpKRhZ92I0gBaIYoonR2p2SQdaTMp54w38E0ZSE1KxgtnjIOXeK4KzfpToPl5KFgcUN+bNk7K
tvwk9c4OkjYcPb9G/uWrSSRYdaopvgMDPN0HGTtl6qe/b+qpWSqIpGMQPQdVnv5yPnOUH6JXqLI/
aYsuezGBBha1iYT8kEktME/ZcR/0U0VyDx14E2KFyuiAxV1lbjOHVLDw8x0JAAV7JPllyGuEcwe9
Be88SH5Ym7Ym8BmMSWmtIJ/iFT03v0y2KKOm3G6YrZiyrGzsTiru7vV7IK+3rvGreKtxy5mPu/1O
9mRcioAiMy+vlwu4MrIehfYYs79uSDXsq6AnncJEiqI4/Sh8NZht72hiLD4c/zX7ul48D1Q6Y1h2
VtNmqBqSAz+Ya7YsFFr+KZT8FyP3istCVdw7eI8dbR+tJAjVVmkK/9wb5DsIjMsEq8/zm36YucEm
mldfSqISmsqTZ5AOE+WsV/T0yFgyPF+afynZIq2nXVZjlvHJRSbUrCf+XLsfZX1COlcCIpgTLI/X
Ei24ECzfs3WsEQZTnBlKXVPHoBAGpGU5KgcDP5iQe1I2U56qAVX3Fq/wkgYnLyJH51wLG6o8rY0f
mZOUz9GILq6jXQOWSGI6CH3kiEOFYSFmy33ADuOAx5BDTm9ipjq63CAG0YY0UxVx+1HXdKtNpLeh
8SYdSkRORVPapWxsp+IdSUKm5eYfIvIFLCpvZU8hPa3aibOIsl3RdZ6uotQ7aKLXRSJWJg10fFlN
bPY1kgZzhs4NVKqyZDNoqQEDCxCfh1qtug+bVnvuxYlgqQrOIA6tHcrS9JJl1VKMGteM28O7uZwe
HXiEk680ELtPlLau7HDj527BsN8KACuB1OuyBwy+VmjzKTcXYeK5YJMt0c0nhhTgPqP6ZJb0dAR7
mDLM4oFoMi6/a5V7e+DFGbwj+gFqgM5IL36WK2SFdqLVYNOti1x03Z9E1DJhIgeOorhUr184khsb
FwgWIGyw/ldmFmoBg/VNMowYQ1ThN9/Qahylc9WMEId/OhLsI1RAlEQl9VHC/wyJgi/KFhzhTKuF
+rZtijAfJt6kfhRb3KCmtzmvvRfw3us+2I9kwXlTX2XJdjEwSOuwJEq12N84N9Z3ErOvj9NF1V7A
zohyTBdxk8Zfpg4eQgTgC4oR9ns1PxaEGyt6Z/fJYa6VAR9csqOrpxiJf2s1dBvrRON1rQKXHFwo
BrG8OkQPGySW89nF4ouwBALJw8FjuzR8mjvqlCo6ZopewDWX4KaZsh47jM5asvpf6t4QD/wRS9mA
BAQxQ2Dox8ax3kE3BlJWPILWemnBsHp4MC/PZLdt37fwQ5omxkc/jaTx88TKkl9nezaZ1+14gdsw
3Ru1aa8k77OMmTR8kasw2Zeb4Zscj124U3SLxqgL7QTBE1cLxpEgEos8l6qJLBsyciqrRYzMsrds
bDfpGaepvghIslev/RYt7wCjeSd6vB0ximBQFeX7S31EDu4fyBMTinkwy2evA69VgPw8peqwUulb
WjWHPFx0DwzABFP8dsjFHOJYQ9G7JFmgs9Iik3oU1SIqu4hLbqN1oiz5pavEmgKzrzr4XrL4naEw
bFr5aPLUraL8h/E+tu9qDIMk5a+X/Vv4fQqQJcguHf+SLgjKifvDMnpVXPw9QhY9GkWu9GmX29dI
Ex/zXV4LU+twYie6yel1vJATk7N2//QFWlLFMGuddX/l0ESB5gc+AohMJ5T8+szRpuFbQBiUOnmw
1IbbtpgRjBdZyb1d9rgUeHVB0eEt9GYAuRJ/LvxDik2/gRTlMG82QpG6gqIw6+26gOD/l8oh85wL
vg4SNYYO96euuX+pibCv6lpYw89UJ9MBgXRtLKz0jfbfTkHSf14bw67A6bjR74h9xtc2HfbsMQQ0
7qOuNkxAlqgUae1giIqXnCTGlArZlNKzTbY5VDXKP0Jx8csD7vuUkgj6x22/GMbW744k+jJQPUJd
s1f1jwUw4QX+d9XogvhIC1Ujbr+gvhe0IJHA7AfaNV+33d4HN2Hqn8fb0xfOkVsZk6Dlu1V+bT95
1uuqHMikTWLt7k5AfU1ueEUdO7frSKemVcinLmwYqbGRaJMjWbEHpPJOVXND8yC9CLFhqnP2ms4T
hsGixP92DT2FsfHx3tRFMN0vOngEuSMgruCZquPcveLv2B5gYl6UDnKJHwLp647xKnJ19c0nobEE
frF1fDEa7CiExMgcPClFnYb6gSpf2dKCvqcWm+2pYe4iHZSvBtHbe/XcyeCtKzjhM2tMWVu8p+HL
+k0qFehaT8tvLLXdfbq7OP5eZvfIV/v8eRs9OaBlWFvCtC+790lkBE/ymaIc4FgaSQQmYg/EVEJH
XeBNa++523eVwWGfMsdZAoaJ6PWlIjDJohtc9CF+cW5yI9QGcIzKP+CJQqy9Z+Te3CcXnpxCI8Xw
Cj0zwrGZfAY+ZIZgGJuQsuKZwqb2hoCBmPiOhuHFz8osbHO5B9LfMVYC4HlyNVdEJBezK5XyI3LU
/VVxYISc3aTzqDYqaPgFFRv4fMyxjJWT8fHU/s//ZjISphpYktpN0/as1Y+0OTjgfFWmr5gW9261
jnslbD/EElfHSiupDDx4rbAirUGQ84MGkB0uSy3EJ8F075o1K/wOtveogc4KTRXu87RqhkBE8TMP
2QEAmbhQOKYRszQ28icwNk80t+563T4CshF0GjsfktrvgRXcXZdd26v5d/PYA9TTo2pXoqoMm/iJ
8M0NmCpuExGx1iXgi0MFruCQCIYLng77sDxPH3/CFoOsNZTXr479ktj6Ojm8kkKntrnBUsyJaKt4
+V0f92AxajFUJDf6HcZxjkAz0EnOs5ahvrI7EZHX53eB/5Onmv5V97D8ca/ZW5OeHuZFyVdwBb0B
RVQisugz3SDGvfsQmc1DoyZOzzX6usSzS/CSujQeNzH1MMBeD+KAULiHIQBO1icjLlEtqjfrZQzh
9p3HCRfVq+sVTwlX7aeCK5/N2xE3CyGoak4u2/4pB5EDvRrMD9k8jrwVkgiBJu1yshkHK8SSF8yt
Jd2+58r6TiSIPbIpQ+vAcQErBrdcDInlej6bGgrGXdGtCXMa8rAnuA3v1eFAizbQfsPiBKPOi9P6
xzLkS3wxME6x7J6NsYunMbH8MDtZ+dhL0U3mPyWUtt7Muk+gPtrs7eT7sq+P0uMj8JmeOoDGieLQ
A7rFf1lwt6stIMoiC+rjFAqJ6/+tj46DHgn9nwSQ94Ld0+MwZfjYI3/hczzmAofZoyALAS2Kuu80
ND747xNp4lRWWZU5phzvcuttwdRgfSGaQjOfDrZ4qtholTy8lf0biUG71cJ2fxOvefxRoF4byaW4
JDXu2hb36vkUKQYJaGoH3aZ9f1/BLIHtRBDKlx5Dej+50/NHOkIYE9Bhba27nrUVoiRGSwSQvOnc
tKOUSWRrGkF6V5iZEKlUlifBVKiuJRLS1BZVu+7D12tECg3dNjRDXd6nd2A/eea0btZV2AOTzcP2
433er7c+379h/erP2qqEBITnBV7Pzqyxeu+kf9UhvBGzzohe1S+Pia1kTRQoFIFdOOyWwOMqBivG
6rC4uLOA+wEzQbFO+pcnn1U9zqqCSM4Twpw2QJSc52lcGfYH1xjM6ceONaIwoShKvhdd0/KXKf7a
AjnFEqM9lTwsLIHsO+j+Puh+fR8mm7HRhjjl9IrhiC5mqwMB+JvfEDGS89lmbym6d3QDkbQCpMMF
riMi399IR/udPnGsZBKdiLcU0RVIoEuqER+L9F0VufVWN3mJEL0kP11sPHjff8EYdv8DUKZRGWbp
ysHQKxBxBdSShSwA4rT5eVONTRhdfGQBMRs/RnorKvtCn9009TTiIvqK3uZGGTq9GEckRxbxgk+N
wl13WEDi/XZmMAWxbfh9vtRsk2JMdGq2M6IIIWwBga6h5R9kX4r1pbmeZzOYgcaoK/mF4bxRFg7T
eJuMpb6v3udySgOWoULpDE/p3rSFf+TwLeNqXS/mICfZ1xI3c9HDGo4Tha16K9T2Cpp2lNktr1Kt
BGMm+KfeJJz6uFCXR1/bvjiWrTRkmLaMr7tJgqqo3niMqL2TfT/UKVwXwu7JTyHqfK0GfJbCtFd5
iiQyLCCw7xC58aOD7aKMpEkKKG4dNh/f3LtnUvsFiWWarcmMcEjkp+aTsJXnmaraGEk5FfXhs/4N
VwEEV29VlGmo7+Y5bttuxhGvOn8HOTmE+Z1/c35bVw+yXNjFcKxqsl5ozRzBoDX+jilkgFLs4HMM
QtpM7moZybybfMc8WSv57Y3JsIWt6aqjEpAdBKg9kgcxPAlmG5/6H2LOTJdItsAcf0XnwsWoPJze
0kRuLWdGruDBfyHaJS4g66GCoZSqxXizcNkVFWAWoqGB2F5luhZLeTSfxcKuLWOYaRwS+HplVxon
gTkS9KlNJVFz1iwCqhFds5NlH1o48UKIxHyxwmxAXiuiUzOau/FN9IseFTIrgGqr7hWWfHzG0jmL
beQ4tnPB5eYJFbd/vaL2wAtKTko4xe5NZz/2+SO+c+KzC21gJN2yK+016kb45Wxa9rBcVArXPOr/
IuRs5x/tUAMRlcX7Fbs6P4j4ciLx6BLj0E72da2IGgRmp1h4pJyliKGBEd4IgbfZV/TC2Y7yDF62
2GI3omxYpAqDSPSeOlYAiZWmaGj9o+q+3riLMzc6vjX0Z+Clm1NfFet8cVaMTRlpYCDQDDPCVx5N
TFCATo1jrZZuzpz/Rc7PXtXxj2UUaAfAGjhcZRaDDoYOuXchiEPt213xr9FsTpW6ecPxBJPoJIvQ
qWbAgfNq2+uk2BP6ve6fXpaikPFP1x+hNyblbz0kPMrK1p3TipDzyyfNAuNCaynW/DxiP4coRt0A
F339ddaYS1hAPVzfNgf6TBeDLCsgpKjJKd8gpXA3SH9IuMFS5T8BG99e+RjU39NZNq2quHwAI/Da
IQE5tPn7jrxG0Z8+z+dKgRiie8RvCBAi54RvCcXdlkEiyTXTKS+nwRXoraw0gS2MQBGZdNMz4W64
F8kC7U39le9gY5wMhGMl1g76onZNcqquKR2fCWWp8x1EdOHUAgzG9NFH/YctwB6naZ8Acp2FCt3f
OsiSR1f+IEqoP6nCqU2FcRR302bzmSGVWaWC6OcDSvbQvEpq0woPc320DLFhZUn4Lx0Jb6VAZA86
qejbnS73Fu6cN1EHbyZPQCLgr8dt1J5jUNYBEQfC23YWVPrsrBZodrT1MGlxvalOdM/MjbIXWe40
5f1vJdI78noQMoj036drlXfiWq/IswNMAoajdsZOSbWKrjFcUErjpdOe3PG57QQ3vuu+Y/8M6Cx6
Dswx6DiJxMwQMiiVBfurZU2R3bQbnLbiT58TEk/mXphScW2gqc1OWYtrwgfK3+G2ALpeVpQlbhRI
9OBNdEidoJGQ/G7w94m9qYnRgHH1JTk9ZHKRe1qGccY1AXXD1bz0vJzJl3THio2toDAU5lLdq3n6
1SZGGUs71uCRM9ZKOJlWCz4ldZXtSHGXrbR19gg11tJUBiEHRkP32MfIHbRIaprZZ3w5LVnqCMrK
Cvf3APHHr2wT3EXhDaPUO9TLRFFrshF4nFFtDMMZ/IL0HtAi6LpVaAEI5mvoU/VtsO1/BHwOx0Bw
oYA5gJ56/kAbyZbYdLO+x00YuL8HuM1ABT55oUysQbfUM8qWsQOppbw9hTT344v5+lu12nI+S95f
vrXjqrrTQwf1PvQjScJwRzU3ZeG58FeAejHSfaCSOn7VkeyBQ0y5BcyqcvWf6cv4k7/vavVpIGTf
2ZO2vDV8yMYh1D4fOBLs47XKHJDaNRN1SZrFt6Dgmmtd0mJHa/PD0FsQt2QfCtJmtF9+YZ215EOK
DIJ3Y35cnWDS1seK9CcQvfsqfLFJx/Qx0hZ0zcei4BtDCQm47rMffepUtNYoXFfM3nae5tomdR2C
9hGT/d4vSoBPqj28TPsT1KIpzow2BVqo2MWxqjvw8taGKAWVerOc3gT8+Ole3+z4F6KtxGnaW4fV
nM3T0pcOmQDBI/phSVqh3Bm8NSdcRDFweqZ6e5DgyBqHGHd0O7mKhoaHwN3BXsNzhBh0qIh2Fwpv
9v7aYnCOO7rwhaqi5L1jYhKFSZcXc0Me9k0KF+zSRZdEBsJ582WgqKFb9Y6J/H/nyW5PGQJlgCVy
EBu1Yh9iZxIa0k8vwdbMYiprzqYWvgaS17e7KekSueHMZ05sp+o+35RLisH2TCQn8mA6ci4F/8pv
FsdfeAHe/+mry9VHe0vrbcAD+zcEa+TkuruewDlxxFBBEwWnKlBr6fCIItjg+ygGdEitcdYx1NXq
CbfONjZUGQHxapaDNwu3s6zpCBYZX0Saht3wF4fUvhxt+TGq4HW/EieL74Vzf+07JJXFpDLWp15Q
MHsJz8tf0pzzi/t+JskzWVfwMkxNpSV7UgjeRbxWkCreMuyBMwjGuOvBBIeiLmkSrf0985UjhS6E
9pa74Hc1FKzCs8WzmBm0xb4Lpzs2IeCDoUdu+WrtrfIxxkOYOUEceFSUubJ25A/6OlTn6+HHzBUJ
k+0SqGZtCJpO7EYOFjtwveHZzJOt5Jtz4/qjLZGNkEojx+hzlk8wNLg7nj5an0ndiTe9OjmvP/In
PWh2R0GFlUXUt0Bc61P3jZDvHXdvPOgyAva5oBAmqtSErZquu7iMTPKBnMzqP6ErnJGEeuCI6ql4
UnZ36wwmycQtdXJid9PGoaNTrBqYsW64wQyrcTkk7pLOnxmsBI04JC4rXo9XJ0SGSoZJd0Vza16q
CsFeiNAx7WNU642/ittEtj27JW+aCgdZCGRxcwdOJjhmy8JGQeJq2dZZcoyjdk+Xc2Qdew8B99Vo
8YsUc/h1wsKRJc/Uo0Oc87iF6id4GWmidlURZ2sYUv6oVuT2tXBhvv6zs+IanM25fpex5plLoLYE
n+G3JdAqOnu6Yrtl3YduXg7wuCRxxXjxeuOmO1+GExpvUtQiKSLY0zbwLqmG7RzovUrFoLdpAE6A
bkR56rNkGzADTTH7jaeYuFN6dvwEee7lgJSDyD7ueFXbWYHGaHMzLvuv3wUk1J9pjh5HcTNBhj98
NX1xYfpf8DFyaBCHnLWRMTntah9q5BIMGoZ1xyDBUBIv+tVkxtlaFkN3MMxhcnfHl1ZOQlNbTDnj
brM/sdxKeRelK0HI0dOn6i001TSb1vkW4wiHyXNE/eYwbFq35fOLqLpw3MquzfHkbJn9NNvSe4YN
kLUJZZsJT7G43ZhNGmomp9aXPzflUQT0VmYW91kCKck9LBW+G6UeK/aelJmvvbJbOsaQDsz7yjNP
dBGQCpj7f/mM18tZO/HnL22j1VRTHlPMAzoZt+IFk7wcqAKnbwABPds/9x664u/0/lY8iY4iOHAl
F8L9bA/7+miUAcob9wFR2f2B56OTEtf6tlKwHUzrZsCCmghiyrJDgh9zY2TKWRXBt8v92kr3S9CQ
AhJPfChuQW23cr8Eizwy1+cN9FWuHuA78bWOyN0uAHys5js8dhKrqros7m0dNGIAgxwM5VW8trzH
F2vKI22DKloNpG4dieUOhUxrXwFYbtat0UwQjGNM48YNa8FwqlHglLs3BnIg6J/L0B08ZtqgiEhJ
TXVDtTPSCP5qd19LfwIqg8L9o/j6OL1SIIjKY93qlCobGGkY/hPGXrTZfjKNHAsAfguRSvsbbMcU
+f2853W0RtT0evZ8GLHnnP20slHbjanLDYjF+2D/YRh27ivOQcvDwt6zT7Gy6oVk1sAGZxnZ/cIa
dpP2AW/svMpTQc5YblHxnlj/NZ6CMa5W3jbwa39ZQAeM6hn8yuSut9MzADZ0itOJOTd2Sejs64ki
NmjLi1yf4bHAQGoOAiX2voawC+k9udI+FiV342Ej1gIx3DGkEAVJlBdKI96ouhxbPFj362dPBbk/
fMFvUYSc7RHoJ0qNfhugmOdViQ//06XgJ8mbTpYV2v0l1euU4Pk2B+fJyW+eScKmxF+oo1u1GbW4
WNuE8X5V70EpvLKgyQxk6Q7cY6eq1Qno+uxQjL/wXJND6BciXTdu1N+VzLt/qHXxGQtAvnOIhIYD
pd7OyDZA3BeaAdiRPb//pNJ6aGobadP1DexmhZjCTsewhip58vbNBRPApXf9oWL/QmgQvNlQ2DSl
FGIOFXjFIxPJPadyt4zPhHehH7A/yX4/MzditLspwRwcOOGRZdAQisWIWoTqp9Oc53JWVxcstE2D
o0Yv+yiQnemDSQ9EMS2k9/9IX0c03uZEq8gyqcHPdCcjHC9qosZWBBSK+X34i4fJRo/8XHPoqWOE
UbFE7KkOdqawsVT2Y8/MZlU0VIjDsWeGpJEYWiO/0aG8r00vzAPintI7nb5zH6WLMVafq9AoxXz0
m8quHLcJGiP51/OC5SjVTDODaRZGkQAjZHed9mwE7QQsMmrJIM1E/l1DBMuxRIPqYMC9PEwojyVB
V0W01dKjeHqOhyEeiJvfjSwokTOfhDT/EVSlIzVdhWte3o3WReq1TD1gF7YilZ1xwdDWCgYmmwpd
0jLChDZuSzV2eNAjVnnEWNAlsLZR2LK6e34aWFZqX4aZWZ/qWHQ5HMyzhWAOkJDhf/hh6lax0cD3
YMwKUanN80xeTswd16KrEgnFLS6A3prcZU3LBQP+DZAnZdt8vpQu0XDv3j9TkybbVrhqOvyGJWGB
n7TZV3oT2nTbqLNs2Uzb+P3GalvEUAPAXCi6EIuwAQVBsGjeKb2egUIT86VbeBTlMoc02RC0MEXP
dnz9VslDx7TSdLKZFcQXztlp1Wf5kXSsGvSQIaG0VDsNSEpY4KBAewF16J36d8wTdnpM3cVMWk3g
XerVX2jKmW1g+AQiVmOj3zGOxkzTMTZCgPnqeUZnm2CPiZa48RDG+k+OJE2vxZARheHMvjmiyslT
sAgdlTKFpM4kurw4wkdPjIKaReDJsJBsQwkMRFRVYn1X8y7GJaK9J+1fp0k6PUhiMkSMfdIX+0ke
NfzddMU/P1yc8pBTLgssceXabZ+6xxA0V7IVXHVvRwyZJjZd/KE8kndzTlC6QYcNftCOfTCLB8PZ
sfyrpul+ppUtrqg7fW7q/9jwjNUFhrGpZpTyO/374LGPWrWM1ml15ZRNJxs65g+xa54ChXpz1FRp
WDDMQ8c8ZoJ5Zo7CwVh/t9RwP5FGo9a6i6FWbYa6agvfCPEblnT8VThOnn55BAezLA7B9kBf9YSE
3KRdozn14X2rO0SBxJo3HZzOEVSQ4kuDu3ttJ67welLpV2mVIri7/IPplth1o1Izs5pcjMa/X2P4
mfM8tHsrWy5s/LVRjGL4g82K0UiX4y3RjGqGxkkUBL4ekR/D4abY/3PfKZVYXKZybYjZC1SXXVFo
3t7NO7gfy3wvWdwtTgsGWxvLSvlrnAkVqogAPQtaAYx1aapJqDoKWRwRPXt40/33HbuneQdWk8TB
ekBPOwP2EnwPwQM2MhREvSTs/sgiqxiznPost95BxvYNRKjf1/5R2U1VcfRJe6aO4qrRjW3dj/iY
22uXGWvss1kfyQ3M5Hcz+XsRw0H6lCxFjtOrl96uA7Vo6cKvH8weakX+kDQB0sWb0ptnuLrLxIJj
wB78owSzsA1/XuDg1w21PWE9qpvCWQ9qSFYM2/XWAPmq7GOqKBhAFWDZt8QWApMOzPNY8t8z4r+G
udO+1Cy7dn1lIV1MkLa4ywAKnzZZX8dOU5wlO3cKNQYEG3ET5uSM2ChU+Xi6jSs1myoFSQmMgae+
IvHrhgriqbsEAydlN+ytyJ2zU/Pg3WSUFOg4NFQnUVNFnsTgJqlkiSOKUsTwJ0dhap4ccxr1vUKG
9TK3V3elXd5izoNH85AQLTdJd7/C/ipmG7z70Vmk+xpQakzDkQ11mv3Q3DS6+yk8KM+qnCKF2UBP
Gw3ZiP/JtflrTarIE0nH7C08xkTxwbcs45MRUeR6MfyoWo6tb2mBK8+uGbhEmdtBHVFOvRRMT4ET
cRsKU47gDrqSpPW/En/J+3soZA3GQhcevyCpUg9HfbczAePtLOmHXH38LL9/AFQYJ6Us8L1L8eQf
iy9weJHcUVHXhNsoh+/df/Z/TY9fSlaAqTfgBBySCqPhm4PUOyG59V0AmLPrB/PIc1QSdpnjhF6S
LdhpiBULRcjOttyL0OZmPoKS9QuSxNkC6BNvOsx6VEb6CU5zcW1EFhFJ8iJByeJyXmakbMt/luwg
m/OcNMK6j2zbwkV+u/fSGINcjMxSImcwqnrZld2+xOCC//b3F/XVnHjCDlREg1b7EKp/Fak61cAC
afN+JDKdsgXasgw23fJKuAZzDkwLZs1KVcb8klx7jFs+IzR24Q9u/s4C4dPEAeKAKd/BliwmA7ig
F1FZ3e2jPGnPgcM30tGDjmR/ZVoKcUWbGV7Z6CF/ZNU2JayboV9ej+fjKo8d0SWeyE2BR5Sd1nfm
QCIAFsl7JR6mpnqj9lZQ4vVQYxEZB/3vAseYrq89PrNrSuQPdWTA2eQ13wuKn1MTpHHRLg2Ipgt2
7oCpJZHywY8mM99kFNtw/L0tqTkbPSeM149/PQBiBQlx0byfhRfbFDy5909Sk4EVlanBHsu+7gkY
W5aOwGdq7mi7O0fF8Om6n6cADq+g4ZBYsYovB6krwz8GfeqB7oEjik9ZujJXa0LSLfo4E4jjwixy
bXg1XCGpba0IxbwgyPvaSbcKGVo+BwvSlY/Fa0wSO+KnFHYzvjk5Y66LsW7Ow5qkCJSmoYDDKeeY
JtE9mWL0Ci18TBCJEtvEjSey+/aI7g5f0TARpIw/qeBG8ifj9iRcdKXiAlaS9eNn49TfC2OwyA/c
CcjISdyBUvRq4NHBq99qmswg8e988NEPiV4Zj+6WARYARppZsHSc4optq6sHWY1nSKloM3WvBqsX
gls4Vxra73D6SDxY+bFuLqH4CrTrNx7/Ev4rBcbErYcJrMcJ5i1OQghtcvSP2O1JpcmxRkw0HFfs
K8KlhXb2nyS4pqLiOPDNbLs16b3iMVP+4mDDeM/mVYxA40q3FaYbXGbjKzkRAAs0J4ckpvDQQwUZ
G38oMeZstVMubCvI0aOMOS94xZSiVrh7LZN0sOttZFpQbFlx1sgcUgtvFZqqVbPK+0K+vdT5OvQE
axPRMFVJWsimab5CbjR0Vpq6sLlHk0TZ+X6zVRI98Ctxm6er8qrD2pVL4Yu9s3LuIutBl/cB4jdn
YoWkYrAUMDSh3Rj5xZecPJgu9e4kBmGmcptDdxJUXi0fh7XRVJG7Cw6Kn1dkVqGWtCdbmS4lt5Mf
i6fAUntfvoXWQuTm3oMzsLxsWKGFUqCV4P9RTXX02pvq4YOaUnpZq/RoTA9RL1ObPE+TbvN4/w5F
SwjunsuyLwCu3PDbfxlkJL7/GsbGJPgvmoE/CwIZ9LTrWn74CdhVh1j7sa+lpfGjfPyR4KqTMfni
HWRxBJDslz3Rx/8OMvueL9rqIdImuC9UTA70TNUFKMrrrALRu5Tuof9LTRtSqicYME1KiK31KEs0
6eDHpSCM683cox/FYjbIg+UGaufNQx5407fqZBRIi7iurPXPEHbLgO+UpcL/2JpBY9IpGgWoD0Cr
ckoLBWnenmeOodkxcCBEQ/+heCr/9V2HPkr/GkiXOYNQsV70nZDhO1NACTlh8mcBlUWMlMtmVNdz
MXLSAByR+M45Oq+bFcOZUjS/B2d5Edgkl7TdoHDrYf8+/5bk/lAwIh6DuWFyBeg9plQqkCCqZtyu
7NPUe9cf666xLov0CUNEBs+ImvRmkAsEXEaBOto5rnPvS3aN8yc062WVRhIbmU5pAXOh+I5985bD
GuiAtnHiHKkdNa9/4746c/wWcFXpT1mKSyl49vrDTP0d2kbD0Jyzu4ncGk5jLzD/fSgMWjJ9riPb
Q+Py4VwS/73PnSnZ54fyHpGLACqkWNqnPEu82RkYuWnvHhE59fovzECkkoaBOj78fOEl5GjVocmI
79PP9W0axlIJALnm8ZCJmVI1I47eUXlEIru+wEeD0LCZQsi0faA8whMuvGclyo3TbHFQar0zjfGA
e8eDLsyreXZCWUvZC6YLSkZ46dgUrqb9D+78XIRdZ9/NQXRfj51iFqJFFop1M+iIZ/+16aH3tsPx
VLZnV1/wu//GlyXv8ADt/xVXOj0BGo2zR16XDxtfNLupUTqB4UzRJhWDA0xugLQcQDgN3JOzUMSG
UndkycaCyG6snbhrSVmV7hDXKvKSTc77pzPFmRH8A21G9L9lrxyQL4CfAXMfWWAghZvsC9MFlv2L
gw31l62AwKXQa/p/mk3R81ajH/0Z6AKv7VCeZreSklHF2uK21P3omK6BO/yr4dxKt6pkxKV1ZHAI
Ij0az0DUqalXKba6eyrEIsQNZRbX1/S7V+T4A/Mky6sRI+Eri2eq//v9R0/FvB2gD6AtuXBNlP6Z
swf5sxzP+ZvdvaxuEZ/mUq2xX7HrgmDJzFNosmIJlCwyOiCvevo3gDGyRNjLwb2Zr0igLkC5ZKJL
aBUIgWKlFXN3a6dWT/AOQAAgIYHAEkGnN3Sv9q6C2ctlPa1DODwgfPFpbEBSdlgFSo/FdUwgRM66
WPtxoSD+QJpU5XDvHFWUZ0G6qPeZnmAtqqLc5hz7Og3rAeJy8B1meT4bRa3ac8ZbqKRoCVsbtpsW
cTr6qdww90FQlulMEyJnMxLg/BlyikvVi96SNvyUzZ/M/ObzjBc+3KYf8Mo6lQN7p+Z4U8tbzw/5
7jbX1nziSfLnAftdUHrUJHQT5u2WiQRtr21qJnUlND07UQoD+bzXJ4rplHUB65Jbwda6N55gxSzK
KsuO5yNyfCX8wset1KzMbIjqpcUYX3tRJAAIXD6g8EVsFfYOBvu2ergQCCsA3VNHYZ+5hiLuhp7n
C0uENrHUno7WZpe2BSzg9kh+92GLM9PvPTts4uTzMmARfK5STQwgJzSu+ejmbpB5i/bMeHleIDYi
Fdh3leB/bUiOYZfS6FoqvfRiE6SQfOedf53D1b8ZCNDRZGGrTcQFoqzrx/phXfuFXH+98NoRNYDL
0S+ABW0n7I9/3J0AeP6Go2OcvEpyovYbpZueiDW9PwYvmQPFKIGVH/qAcJyj5fSio3wfXctv05XO
oH/IoMZD5nNfDG8iqJJ/iss9Pm0BqEbiXgnNmE+MRg5+W2km2D2nfKKZ3TUCzj8btigJZAEgLvnS
b7r+3xXexcrAK7bZFfUWyLWDFti0qniYl0F0/NwYW+PNBlNtgfbX4DdX3JAYLnHd3UjXyvkE68ck
mm/nL3ykCc/226Gq5Q70s+VuOPHorMjqF9JGwu7HzwIPKxM4IAJovHARBX9TIkhhuulTuEZ0ZZGb
RwvFujjQQ71UR+0haHymJAoCCD8L0alPcJQz5UN42keIetQX3pXeMbry47pHPCn6RE4a86Ti0zcL
JTYf4bhCEqkq39YApMHmg/XEtmn3C+AUMshElRY476+cn/GWoUfcbEHEU4xTHQQPO45D4j1sEeGw
oK0XingbiWbKPogDOrEjlgrjufIOYZzs0o2KJwKcEzCG1AiUzPjgwVvJTHsBfWEEdCSSwVdC3Son
5LmV1wJzUJPgDJacOjBqgaoFeTrFx7ONRmx7M1opvVvjNHRGETMKipJj2bi75e8ersEei2Kn86oO
u65XO+58XbVYfb1clkl67SplE5MB7sAcRWYACa2tazkU7Jh20KzY8b57boaVMNhiE5iVWy3SxU4G
H2ObjU5ivDCX+6u7qf/dBo5tjDrXT97/HAIbCWISY6OmLbRgyM+ubZvIIZwB/ckdAcuKie1O41g7
S+u9uXftDh8NnBItg5wOgLChzMubLH/a8dZPhknex7oTG8pIpKV/R6Qt9ykfviM+D4shgYivPhGH
ToOXauV+acSweaYeF65R3m2JxUJ+yVyr282qIX2J2zTjzZq9MMu8ITD2sCg7LjHsiLzI6wXLJCcJ
YrEnfQCJ7MX/8hB6YFoi4FUCAN0NqlhsIC1zOSvBmCbadS/b9g854O68gR3haVBoB7EFNOPZPdaw
UYxUOBIb+eYk2p9iZ5aoWUf6zXkueQ5LwJeptQd6LhNjOp6QPQhmh4n0GcNsp33ZPd1u7pk3bdEy
2s6/QB+X/1SUCxGVRGsh+7XjbfVlt3i7JPblcQ1Zsq2JsEqaj8fm2r/TgN48A4VIOQ2C7Bkmouhm
Wm/cajHG+b3RVd5zhlj8TeaWxZ3A0CisKIsVxpbmKmSssz36jxHVj3JM58+xjXyKYCA/g7KX5q7b
MKyOxe4R5OUnEGcb2+lplajRlbnPygHTwt4KpHU7FykTUxd9mGh0AMiGCJuaLbf5TntfJwR2DNTV
TKdloNl0ybmNgTyZr+rAZh8wYYw5IwK4c6RDI7Y1XU8lLaXBvsGm+P5JgfRAs8cwZaO5XGdK8N4/
aC1HyjUsq/AGmwdDHaF2LYJhjfYCbUyCYYO83wRsZgofiPTHBgoB1Ak5Qs4zGAUQ9sU/6PZufMb8
iIBIwJ1sp6MgYUPlrIgn6f+e9jKZ8QVR+9urZ7hhZllruZ4GtGKPGAariHcSzTq763KOUFppOhDd
BgVJmJuwo/FByUjJMt1gHlnIC+ByDPC/MXfOlN3sljtpL+6dLBwU9euUbS5Y/A8dlhbdVO8gSkpB
ZmPg88ZO01bjYxfMSjcxcsKUOAr0u3y5hcV4ioZ8iimrTf99RrYWBWK7KrCP1dnBFpCkt55ONH15
NI2BcpvhcSdGl3p/FRyt+hflQ5a4zKThOcUwPadBVU2ySgThPJu9yD5Nonlg3Kz0gzAeA1jmf+gy
FViOggxjR46PHnT3fWe4Yol57XBr1fZM8WnJoN1fZ8jZFfGxAkV5eu5Rf1R0Ltp7E06mVW6SEB8b
tUHuXcksVT9y8ofUkTVwWSKwXMZCnL+PY7BUBrziB5HT14EhuILqGzgUJ7b9p/cCrX0aSLB2wdLX
yb5cm8i7WdaoMrLwN5lfcyRL7nvqRQjnrASAeCdAfFGrf5vHMi9atD5iRT3V4VpHjyXnttfD/aCj
GKBYk1X6KqkJqEfU7vFBVHQT5YIQeFK/sX6OQfZxsW2AqlZn+hD+xMC0HsnuA4hTScKFGP8toxTQ
wZQIG1IidfqTBSrO6ZIZTo8zxsNTxHI3Le1kfhoTZISwJfIlNAowd8uRcz1lwM3tracVw8zfDtfp
lCo2r+mIghYP3MFRUyOSTc3RZaR1Z7JmmSchk9bEqsk2IWgbb5z8H5jr/2VQWvjgKmJuXBJPaRT2
rG00dmA3WIP5LWJFRoQOOkj+Tf1GP10a362NaEU/994+6hn0A0DGcrdw7ej+HLkbMKD6z07bpsvO
t/txQGKX7spJsdg5WCUdwK4a/EvWzVbko8M0UpI3flzKyngZZzEdFji0ILaljvlBbGmY0CLu3CLg
PJcxIx9RTiGp+vwhPzW6fWusb2Mj46Z/AR7ZER7agH99jXHbGMH1wO9dqah2PZcNeGGvZwuqxxQ3
G3F+LENY/WbXR3oyIR6HUZd6TleztaoIUOC23iC51JRD9kQL/vJ2VjGLleIn20/xn4uZOziHDwiy
vLUWH9otDZLFP8731lAH8ztrMD8ucklNlkVQ3RTO1HQVbRYPmoN1bUCszOj1lIcI/+5DoEf1Ctji
AB89P5io2Gt5z993qIxfKy7qfbLoPSBelFc/XxchZOChcKuKgqftSDy2US7tbczNtvpacBDqyBDl
7Mda6H5NS7+Go0UgvzY8O0ZSdm2wEZCpzM+yTdn0/zB1PQYtk9suwgU/Rwe+DPui/zUfe5KJjrIT
g8lw2kZFFIBjD23m4OTc76/+uw/GIAXc02BQOIzqTjIqE0LPZFMNjCJ3v3Bxv+12YYkk6TANJDGe
ag9xIzz+PcWOyIq870M7OcSbtN802FrguEW6OTajWGc9rs3Rt7JI/+yJ8ot7RHeOkO1fi5aWpGvp
kajchzwjjzr8FXqHjM9ojDR9BCtSZRrDRkjpmrQsIwJNP6F6nHWDeOfJMfJtto8Lld7fuUW8bSrl
C1bb8FMW0F3HoUt9/j+W1F0pN4QmTmsmyiFe5VyClui5a9ZKqHjdHUZslRjpmR28IO/WJAhbwWIR
oHZSw/Dmx+O6/5epeYlznnVB8cDWYDKpr+mK3qPXaCb0iiHFHGVNwEpwKUfhDR2EHyUGsd651j2D
VyMv/RSMH+cfHlka4zZjm51pVYV17f0polUS/EV2xNShqUi94pGRX3/5haqLkRGNYuUWEBLV0ZYZ
21E8elFACynan9YxbwNArdyFeL7YGs+8vBNOfl9nToDvb0WusAkPvUf9rl+Mno7EYdLVWwMgByoG
TPTXKu8bastwN7KK0cRi2lKKZqB4l0r0PmrpwixeeHS26e1pOKp/1BBnyQpBJSzDG1J8MU4nmdGs
5QzzbZr67059V/xWDxH/MsXugd8j3/UQPMJM+7W2Jo2so6x0pz4w3b6zrImk2lDG884mwONqjvfc
HIWod3TdIBVtsNQL+8MEj9Ae4jgM8Qj4MHbMHjGXWfxB8WTW6x12hgBpk9jZPqNUIfZoTjoRb8Dl
HTKmggFbAhTUxWf3rol5PnxK5UTZcRZr0wwnfQzaVBtyInhuynGZDceT1St96+XXdaYJizGkddWX
VQYjkwH3JSkikHQ4qWygQfo+utNORjP1Y9zHAEDJgWzVld0EYPJN16ZaZ3/Lomko9XTf+I0Xw7Hj
W2lveurZ/MLhz9F6x8r3GsIzWsqmj6gCbs678GoxsXRRa8Zb9l5PVAVRwXinG3fDw9vZ0BqV0pdN
40ChK1vVbYLuDA/G289X6yCB1yoU7D7Dfpqzsa3yxfgQ7b8JCBFHrLyRvElrQ98CwYN9RoifzAJ/
UmQ7mdv9AH7EHpug3UdIfLLU37RlOgkdLvcXT6lxZYAwQ/wWOvXy4J2XMVFIU8E++5QsqvLem3n8
vBZkpekHwlC0agDWogdAU2jQO3w9udLUxcGAzvJG8/SGG+5UFP6FF3Xor1KYdIJ6LjirLvgQHBhr
iCRy+kOapbDAZx3n6oFN6jP0cA+3eZrY4Kh3iyeJvigys1ADDMJZpP5yzjs36ePPE8DFf3r5CZG3
eiqrFkDTNU1xypVTeg/33KVVm7fuIvJMsGvTAKyGcHjx/LPOfIgrse3H6cEN+LZh7tBiA2MYkXzq
41nWETdiSuwQztlDqrA5P/XlY54V3LsLSmpK2dJ13o+5lOqeNRDDR063eCNstyNJqNooa9R14BKM
qPANjkPwJpSZPloBZbMPxZPw8zlyYHUnCZ2EqJsAWydThuUeNXSmRuddiPdUZGwo7QybHM3JVlmt
3+TuZ2C3McwhMtV8yu8PBKZGCf98eZf5AlIFMJ2L+Y5AlNCL6sumGdF4kvK+z/BAd7Ksuh1PiFEf
zp7H0hBV5tGZI3z11VQIwQpZzyBnku7CaERTeVLqEOw2fLmSO95bURROVf8rHGGowp1VsYbgJgao
3SNKCDki95trNVqG66lkupiw0OqlmjaHd/nTRg98QCYNiPirUfirG2XiAuN5DOsd7ppHpSeE13xO
phFCJz7HKNMcFCvleGj/RZMlTVjosoVrKP87H/HGvroIBge5DSNXEepA8sg4tFXxpYmg7wF9j+fD
SVbSuyIhwlS7jam34hjTMmf3ZxtRzgS4rPeKS4M5PT/WWUebBam9rLs+EFFELQk0d9o4vhzXA2fU
0aXmixZBj7zBywQX4tK2VinNgVpXiOcvg28LUXEVzKoiynBmV7du7mLwKgFlMOupBxUpvXqwHQr6
jTDRFRzBOAbALwQ65Z3zXsS6MopZ3x6tlF9rABfRX3FEwqgHmwSP8fp49P+jGC3pHd5kyQBwaF+n
t2XIAl9MtI9erOhGPQ1UGy+0DejCOjrR0lGXT66vGqg/V8SMHoCnAT0TAdjR8lv8rO1vp/lMo6XT
+kQShVcy1UoA09nynGoSeSn1dz+tKb5wOkVFmj0OJpN8emusEg2cPpg2oqchcBZJ5LkeWl6aDwDW
cZW1owVbjuI4urp1lHExOaKzLUnXLdeTmsO0LfX5oGTlN6nsKdMjuZ5OfAnAzfbZZihbzRZRBtjq
/qYNt4nfN519S2VIIysNuR8EqcfzcMmI4yNnD63cA366AIaBHdapKBCD6/6h0JeSUfZ2uBTYASoc
ibhI/8dLt3AlI2A+wQtVF5I0OwkE983mLz6uzBvwvQOKd8X4gm0PJxCP+c5kC7AmgZi7rENHR77j
IQDXDWxEd/vsKCugYu1yGdOrPoegpyGLtNpnrPNu0AOiH/Wa6kwM1rsrGdYD3/qhKVvE+Wla+dEm
AAVA6vjHfoe2vSRe1FsY0Ynze3N2wHwj8O0D1k1ayPnxDKyW/BnugOijeCQjvRwryBxttxWxEo8W
kmeUTJDx+atSH2yH9pO/JV/WBtUodom22F3RGRENQgK+2BE435YKz7ZkqdP/ZQRwZiyk1O/UDS5R
FVPX1/KIzYK4ovTW0HV+HndRlU1HW1H0mpmTFqpsLNN9gSxf4LzZBS2QHel5qZQYT1auWrvalj95
T3uyEBuRIfCPzxIu2HNLgCBWwMqqztXu9RqZUkloTT2Rfhj22JEuuygmSzP+t9f8KZdlqDy11wBm
Sbz3d7ll5/EZeHmuSzOPEdvmZ8ReoBkMrKtDCy1PQkU2wTLT5NXKRf4DD5VUGyA5F+PsBvP7VWYS
SHLANhxz0Dzh7ADDRuPPb/Q7MK6EyXG9uFaIVVfMV1q6PtA/V4m3OyVMtWKzJd//+cOs3ZunIO6H
skKqIe96PqsoQOTys23x+oZlSpPCw7/dTwDJ2dbD0wObhUPSQrbIgw2va+7imy4b6P68gUjxuzPt
DmKsFN2/oy4Eujmv+VCLC4PO7GfVSoJRVxNn0sqznWuDHK2sVtD421WOMRNsvxhUgNLaSjLhZ6Jt
91S8IbrJoXg1qMR8jmKByci10MaOSwWrXLiAv5QTqG4DeRt51WqPLwpklYQrHuqtf23cFwVCWzs1
rOWWNTxw85b9cvDyfVPhF9o/i0pvRAvQzGfXxNKBC1caIyX2boX1HluMEODsSL5B9dMPQhI3o5lx
ShHuBT1joibKVP84qsWJB7LFY7jkAoZHH4OF9SxIxIHuDE407mQAwNKsufqj5np8TIjf0Hh6ezR2
bGNLGsO8VByiUTWat/K3KZwXeQUw+R55Wjs7fgeis16AdfIntzrqyNQA0kvdLOXfjIqGQ4MFSDkH
PfrdOaXqzTw4ykjPr7hmwXjLI1HvOQhZ8kOpAndbandyTJl0YVx9u5YwcGM4GEULS1o4KCQ/IzAY
fKujXlC7R3d/jHKPW2AWXCXqCfo7jfEoDzAfcnr8RfoiEMqXv+t1dzcWvZCvvW6odExj8pasEgJK
KoVyrlkrvH3hoplFQ64LFxaBIQemfM6YGsFhm7NWqck187OGrVJWV4doRbe44MB+JGgar6aKWiM7
RMiTDYds1NsjPrruncD28yKTBUNlEY8UICg9llR6PmTtoYtNauKwIhJmHK4YP/IVYaKEZzSwNPHH
LMhpy4VGhgk/vERcFCM+Wk6qbavvYTN6CBrhIQOZml4KKBHRBeachkbrjwOsS7iwHr0pE9q4MiFq
b8oMMrDaNCx80HEfBt6BAOXLf9lbRq55yEm/Ytqh1PqsULKEFjh3hFhJwtWIaW7nmAXZcYnlXKSO
/jPb3WJCtI9MCQ/I3GYc0304m/IJ1U5Ji3khxhMvLeQTUhe3FI7NulibX8MpUjhuv3/Yh+adb61v
osXzYYnG/bQqfWZiCDA2Lph487gK42G4bksCnrlre7H4mt+XIxt0SpBl7jmZVi5g7iQVJBW3g06N
ZT8P9c64u9JfxEhpYuHNn6qtQBQD8Tj5rrnzgOeYCYyZ2hk8TlUJiq8t8SFjcL9/cdIliPsCbhWd
PYAP3BHVdPKIlxokMuXk+eGVnpkjcsQN1BUXbSC+USjPKr/3D369aAFyYKfVlxuJhsoUTuzdV6FX
Ox4UTNlmZ1ZCN6LJfdoRhONPKNNcEZ/YnIBqImVY3pVr0xn2MZic8pKL/E0AaqCWGviJ3y3vKGAV
mGkzxB6y0wUAC1h3RwLdwUl2XFKUU95mdjejxqirTbWkPvFZGP8HtxNgx8S8Z79gbxKO3hFpSSZJ
eu5CMAL5PxzPFib3WUxTqxstJ+2pwsNlVYtJ34egzzsb6jzhSApXZfthX3lrbBM3wEvI3aOWLDI2
2A+fI/U0SafXP56RAvfDYQxDaVxaSdiGqW1vOexts+FnJNHiKqL5uuZCCGprs39EK2IeSxLfj9i8
opNzxT5EU7zJFr++AlSO0/5eSp3d7oNV2SASeziTZK+1a/ASkm1K35E7rKMpEdrxPwZKwenIOpRu
qjj5kVqRXKIcPgpXpts3cPBN+GhGcz/uFjxEbMQHa92amrtHxgiPVHLyrrU3RAv8cp1aYV0Dpgwp
GPlDdf6bERD1lPT6GQlAXn2K5CQHxJ3tXWFpAzeSlXK0GproX0b9NfQs8KRZ+aLG3N1M4ma5JcoR
vclIsT6k1Pozx+8CrZwQvi+Y9hZUxU9iPR2YWNFWIzXL0yJ7mGRX27VLkgB6czaQolpwreOlhPWt
wUi/oRMMiywHicVwQTjEa4I9gq25ZITGBfrRcE7UKgZhr/GPvghE59exQeB2d03l6rhm+Wx7HsoH
WrnHKcXUEGe7+nPKzmHqN6miB2w/TenEuHWRDbRmVfUDpeJ/MPymhBlrPbCp2gyhh4EL2N9ef8NZ
fwFtnacof54MFgqUHtFWEstfp+lG8mgMxLMOp5iwHsbO7iC++ke221QRUh400OQA5wBB/ZBVYjFw
SI9y5rWTk4CsPS1Ad1Pq/FOkryIAbP+a5XOEvSdgugjuZ2ZuAs4uaQI11AbzSVOY0SLo/rrSycDG
atOEh9JXTWOGjjotMNpoXRUnOTp/uIyBGaB4ACY1EZUy9vASfM9M1pIYOga3z1o0lGq+YZWLAX0x
0Rvl8ptxSA46XziK6D310/WYcYtKRK7/qvXCJKTZ05AZjsfk2ZIXM1kx+N8P2Ftezhaxzf7Njpbp
HGIumBK4nuuxhwPH425qGfpPK/WYByR8bWZsqNfxXx1AwwGp9sSWyIKNpSvghuCOJubo985B9bpL
fn+Ngq24fUqcqBguTuVNf02mJtxH2syG+wBuPDiaiFeTCgQG/4bkObkEcxMnpjrnS/mcbpnh06GJ
eOETTsIg2K9oUfCEfJTv8oSWWgwGJQf4oGZmDDPRwBw5Zpr4TG3Nn77U9ZJQFm9yw3bfrVK1G0I5
J2VPpcElT9RMgRE2co8pcQo0vtSxj9LaBPzmVoLLc0f9PBYUNRq5XNgrKOr+bV6xM/e8gkH/JMFa
bXdBsr5pzmPZBKjNHGVYUTAOAkhKy0jeODo4AvA0FSuA8o8utIQeHKDNfjH6cF4IpbgzgtK0nunA
NiC95igwZUQsqX7CoLabDsPpLbo9T5byMLeSkTA3DaxZgZ+QG1KtxQJMcSIUOcFn7IYvVi27wnBb
fC5q7TGJZYiJeyMBWs9bJjXzijcRij9FiFKPcGMLc0/tHuB6lFqamEku9rxqXJWPXnvt6MEmsWQk
7ClERzTLmNwzne5WWnEK0AEvZEr1Mmcbk409xp/OwW/YM0zg80lDTCaY5EDDBBpQfgFMoWnbwxlZ
HhSEoEfw9Ffp4U0eruqwVPOgKuQ3TkjRmdJmQxIYACDJyHHHBb4Pm+9SkpOJRkLoydKHdcx7Jq25
0OdsLKx7VK6qoH1sQersWeJjxJO3tAf53HJMFhCyC5tgzyF+oaPpIf0aPpC31cd7gfQh5QK5YK3R
X5/UjqcsFSgk8SfWuMayO8BmV4B+r7LpYy8TyPCgX38Ec7JzLE6wbw2GUpDTi6xEIHxEDabAnb+0
R5zybBSLOusSIPYROXGNBbYTQN7/It+Vr6cFm6mphJkOqw6XFVWyzXLwvybQYeJB/xtoHvGeH3zm
xmXpMiZa8YLdd+7Ov1vOKF1HLyc6VfnXrFUsuALXyTmOLC5t+LKhhmPu1Pv3PG/ErEuU0GAmK9Tp
b1FqIGDbg6aIRYBC2K+tJ+TCuVck6LophoaiYjKrRoyjjlDcgfc5toodWkCO7gMkvJpyAv/wT5At
6f/n/0SKQVW0TGvPEs70eqYljw1GmWCGXsIqUeaY/1QQr4+ekN1WbuJaDI3Mv6CHtJcwLoWLVC51
dUCAdQYZu6/jkQilBEbQEae6Iij0MEQf7Tgm0g8G3zsHrENHTBr13ZQ5tD9f5tEurUL+o0rL0wDx
4Xrgro1x4DNDw5M8HnIqgjTzjlyKBfWJCiXUa+VwEf1BVH0VKqg/DO7qSWZSDT5uyKAwXS+jb8Rj
yPVMzfHBc2zT4Fd3n8Qjh0jlMbRuahVrC/AqtndAGoqlH0XrKvMk2yQHtFqoS5mgEL+MvIeD01BP
EO2R/ny8UZOg6iK/ujxQaDYBtR03xG2oHxEdNVwUNhE5B5Y493jy27yLsDFxwrPRLKNJ2YPL95V+
8+L3pTn43OsseV32IR4CXuTskyvwoXtcQ+KwCbtuek/MsqCq0S4P/09s8L1S8KgXT1NiwkNX9/w8
NRHH0bS0sQE5fjCegD1NQlwmD4WTEcQ+zySIwN6DcNyWZoVgtm+IF8Wt9c3haCt4w+wv/Eq/+xvY
hYt7Hfc1Al+4nSTPhrlvgkcI+anSG6/E4nm/hS7OfMlyJjIZnAfKD6YEvUobm1GFF6PEhna4xkPL
jTsR0K5vzCJkGCR5Uqeik2sBNyH2QbIujQH0f3ZlnShsWeQ5OlM5fMM26waNs9zZOoe9BWGDDjaT
knbcbcin7RfOWlelriR9DaAi5nNDR2PjaMzCFB04QRHeadgCsoxlvI40Mm90GXUkt2ygOP18nmDT
c2Up84pnHxz6BDqABssJhzybrgaQgoXRuI5Z5cZuWv4b34JOTPQ01b+vVtVpoSbF2FLyArTPIaGy
VgAFLK8PyJwPFuep67fu09dfm5uVGe5o7XH2nC01r8hvKVu5xlEPPkM5KzV/6FOqw4Erag+oP97j
/wzEIRCaeFrO5I1qm0nH9kXzRoFzFGyNVIUPMCrZ+wfT30WByC+2jmrnDisCSpUDlr5ED948Zkj6
4gg6em1kVSHfo9K6bRdgaJptjzH33yE1txGrnKtP72zjWSdggns+lCbic5nqrql3pM5BnBy6oFz0
SF40PsGdJ9Nz6ogC5HF3Iz9r0un10s9t0zUyMGnZRbXwSOMyEgF2wLgMc2s4mt0VQChSHLXzUEif
brC4wOQGb2TiJu+qIex4ENVMJIH74XoywXLm1YIr7oGyuBy8KOg9ojrOSNiuHwgBykeBmxRkea5L
3D+kLzWDAvcnAxc+bMMr9L5yryRl8BBst5r+YfOaHWr+xgB4IEuk5pggM/m/pgGoaRpyOw+OMiqv
8F1yxH8xBjxWkX64OrdqtwBCzHOw2nXPUVLdJKUzk2zbw/5ASlo2DiHFCuC456Tc/EDS6nu/H5Pz
+LKynXz23OajnOloQnTk6e1YZpWqlkwNeFTHufhbkCgOyNee6T6GDVCW0rrQ9DRpe3B/1fPIrNiT
z8OS1+K9uXjiIYNlTxVrpi2lJNpZjPQFiVcjzDChhvXfWEJ2PtBlPxkmYC+jNsHIr/YEU3eHSq81
PFQ6wnNthmw8rfsK9O61qHldD41Sam2P/S25aT3eEW7BlgIeFkI432Ijaqpl7rpKGGlDOVR02xOG
qe6oFmlbC3H0vD/NAeuZlhXEP/6/5HT48B7r4FdnM6/vGRaVGSAgPCl5I+4rhMVZs0q4f2/g0nMC
j1TPhNGEbySMRJDxVlXg+inuvY1YNJmaXDcHNIxZtvlq1VZrrTSlXdqDn5HxOT13BqjNQdZaDnTK
y27ETXwzAgUrdRzyIBci+vTBDWUPfPJbE6Q5EfdKb4Cv5flNJ0wqS+EC8csU/Hg5BbPsJ24soM5S
RlscvCq6bbiqtcLH9yO3puWuLAKY7N7oVMdHfEVKV0djH0UrcHBKTHD2ta9bjGiq0tGEDIO/FGtW
K82t5VKvn4s+O1BL6oUX25eQYDH8x1Uo7oUh6dgLfaGd46ry7P6EyTWK5mJ4QYyNY8e0A9owHU4R
H6ox8vl3Gpfc8bhYMx9bUKYuQb4m0KyhSaE42YmCX0QKAjbbl748pMNwm9g3H63jmdTpi1zKXVOO
HB/FPulzCUNEVf/1P5mwfmE7njDHYvMwjSrvL7NyHygbBeUpNLLjSV2mBLFAeSo9+AD4FWuqNRVu
DA8u1VCZm3xkRubpKdjcJB/d++/qHz3GMJfZIlYiaAPwFs7I3m1xWG47AzALvgckrTIQEEK9UlRN
KkxoPGPT0GZvVoZvx24rljW39vyCdG+HBWI914FpWmtrt3DCJZ5BZ8fvgGCZjG34AjEbCqYVwrB3
DP+tpSy0kCPTLqS/aIkFzu+tPGKqRJkdLCQ9V4YOtjDT4EzsyVuv1hu32OpQgE8Vx+Y4UQ7d9s1i
jC6qGGkcoeVg62ZTTMpEDKFWQmL7Ck8EAJ60gzxN4hC8oqHqe9CMZnDYspSfXbHrCZuk2E/pOUsl
l9VDnU+puoTHh9c7aCuiYEuhN/WIm/iKYO3fSMMyUUOszbAKoJmLVjH2CG7ubCpUjxvHmv+sgji/
9kbdd22rRaui9nrURVpeJXHrFUxnlzitf/6S8d4i8KJtxQg4AWrsmvKnqBI10q2PF8LKu62MbXJ2
zz8htblj+5xSA7jLfUb+48JlVujIQ3z/aOB72Eze3Y4QirKduVEbzNpS99mtPrfJebsmW1VfM7/3
U6nr+FP0hicWlmZf5v9BWa2ntyOoIUWUVIBiAbGgIVuNPlacQdEuQDfOm9ukj0fugV0F3Mot6Yrs
rU0j5qBg39L9ltEfalWYG87pIbHaXooF1vYlixQst/w1vhvoGIsbAXV0RTzLtc4kEOc2plt/+0Ri
GxMdwjs/FT4AQjd1te33sa8aLn5psB46yPP++n+NM1kqnUzrqPujP0U7xF/mSLcsKfr07czofbUl
ExsQD2KIaXE6iOnyCWDipuKFQWwhL1NaruDCX30g7xFkaHf8/QsGK+AWhMX7VxsFlnLQyZgS9W/9
+FcML8RucIvZZOXW9x9PLCCxkn4Qmc06HihOPD4JWSR9GGGhyRLTcZcxqh1zaKvRyQ5EuQ4kNZJ9
fsMKzs+t2XlZZtuBtboVxuF7ho/1Cm+nAeJll3OcHzRk0lsqmG2X6/oocvkXPY3pOPr9cM+JDgbE
ypj5Z4zoJoJBYJ9YfIIl/M2yR53mnOspUcHWXig0txSNwyzYCeTSsKLqv9seBT3oa5YKFzwqVkFp
6/Wgn3ZkZBaQq9PVNgJCtdVQc0NEMKPXJ0WFQnYqTSyHMRF5fY7oONyrkjRkUTTO0rUEITsTgR01
bIXwQ04spafyFmuGhWpAVlHCztKmpF72u3QX6HZdOafW+3UwM4Pea+SHYGkRo4lTEvJXIAetvJ1z
r8tMJ+pKdB72hLW4hmiD4i3MY4TZxcpyvLM3QjfDwKm5kbaursgV4/9I3f2vGE41N+GV8XEjV0Qu
vUIqRgqYwqOjqiNauP/5mGQC4A9ZMYtsslRxEsdaQ0zBS1ZhXtO3Q55AopKUxXSNZOzKfk8VA1N2
ENBd94g0M3hAsXPgH3E1eH/s4m4yKLQvDiC+Can/yUOOP5NXlzGw1GcCXOS27Pbls2/hBTYy9Z35
CoonZq2epnmAzGM5VEOg5NR6Al4JNi4djjN+SILtUI+fAyrewYUtr9gamG3KQHPniZ8wRKLPfxpl
X42H3JNlF9IQUkm6oHRF1O7wIw2mUIoN8Hry+XLvb1/74uZq5xtbcnv0+wWrJvwNIQqHQV6CNVXb
cOiIpCH15J5/e4w0UpABpWapLL4qncXMzO8NFZAr+8QHHdoN6oRC9VqnacGbD3HqJt91waSisK4l
NMJhttFgf95UfTjRakfVjnNv+NuqXKJ6h8vZg11OYqTP/ilN29BumnRa7SYKzPcNR3q8JR7aucAR
DTbDDVd9QLrWLX8c4pq2AAZ1QGlU/x+YJEMOjn3HnnugcPh030/C3R6ApZ3db9XS0a6N8mAld3Oa
Adyu2OCjC9DvEcwAALNcwQamy5c/MnSJq99htl0W/lLLeaAzELM+EPUrEbCbYo97LWP0r0YBIyku
zkIoBhISh/M0leaIjsjTvWFf8Mv7joPfK26cVa2c9m19oBYRYYzyVwgz0AZLf6sKszxXBT7daXfY
3A7CxNAlKGG6kWT9gZjMaEKIi8Xd4xiIhbVjI5PyEVAnjPhnaWkso3SzvgK9JNKs5Z/Kvkd1tS1X
xrJfRDkw622CMaPRCP0KFSN1LVBmkWtoqMVVb08u1ahWWmjrblhrGKR6RCHdgdmFNVubFWDbgDoo
uPHFe4ViC9gwW/jvVVwPUGvdwfCLD3bzizrVJzg1WROzvgvzItlMufnpdPaxUQ8P1j1Q9icWjsuR
qNNp4tuqjyCw9aioRx/DJKBb9yAHio2Mnzv+a6X89EnaT3bZTp+jzi9j7+k98nvylfhi00AQv916
cgAVW1V7+HnGmHr80VqgiV6MUiuRTpVSQj3Ltj4uf3609+H/OPonXewETMdCwWvDChhYeZ87XmtG
xoT1lZsfqAC5xwG67BNN7ApvECPOg+5Iv6oFGP6eb+BGNDUFxzegyV9saOvP1EklZ0TljgYKBXyQ
2A3NLG4pAU/WA2GPQqpXfVSekrJNXZm8pqf6oVYyfRBU9avQRmDQ+/1AO+fiQ6cGnYYhXikwdA5W
fp6g8Ej1RD8c1weFJVtmxT41ewGW3qVFoYoFCNUjJRqeImkBs2J0/qrB4bF2LyMiPSFU3NkUR0y6
DjWBd535BKHY7nr+ajBbffxL3nSwcz75bSBAu759bqij6Syd4qr3VHfPxXXBfEQ137VK1DTF4Yjy
NyDhOYpHvwgfK08gPXbui9fugGEeOjtqGypr4wj5dkarb9JBKasIrrhgQ7H4Vfu0w/LIjCXGA8ge
dzTbggjgR5Bl1UemA2BkqEEiBpkeNYW4N40/iqlzNdIgMkvXmHtnKDa1VSo+cbiQXt1peW/3al/g
rq32VbpO305k/EDmtye0PgYCbwCIWSGXyu+6/G76waN+tJrSCDch4hrcjvOO0nUh/nHBUMjOi2Br
gXizpc6QLrgkFjYHFnUmd1f3bTEUPTBZGFO6t9gOGda52IETJ3ecbnjQVarvNeIcWcH7EPj9DsF9
5qNS2xv01C/qKKG8IzDNyqymJwE19droMWM8vHK9UgSDf+TP+qUbKjLpLRXobKoQRRr2Y5yB1sxA
4Ox7DuQ4fmod3rjqVTyOdNBEY90swi6scHUzeFkE7GVjrWQUntF8l45jwrydIcre/zJKl2S8FwW/
0DTfgGiFl6wPsdG7pDgVA6LoD2K74ab8LV2fILFrpPxHyrmr3ypHk9SicOHwFx9s3IYCt0NiW3aD
I12+WM1vmZFszpUO65LYxAoxWl/i1nNcY05YeR9FX0PN//ai5CdOfHW6QnvJx/S+DNrVB6KGly/Z
z7UEnPxMll6fA/GXazlM5YOwV72qcIImoKmh6srD5R6fZGBEQRvKaPvtLMPejul3ewS4GonNE/od
m8BKhEu7RjLcWao8tiHf0YjNaBtj+0QnBbk4G+0u7Xqi2Bhv8nq+kki5Ij2FjfwrvuARiq6O/0NA
OnYt250lCFMmnFzhcVnzAbhAoL3v21bV5kAz3mm4hUdum8wnSeNaBF1ZCi8tff87ZpRVq8mfpA4z
NXJ3CLepnhGyN1myDGy2cOb1vfTNFefzy7T1nxSOm7GZuagWuw+UpF4ctSiUvwd1zqoMNIusaSCa
+8trw9Z6XHP0nWai0PaPuiCnC2uXvQ7zCLvfTYMGFcEDKLXnB6JwS9r/HyoUCiQXK9aGQn7fc/6Z
HWoqi4TyNWHOKKT/SgvNRRavrTGvKP4Ee80Eb6LesW1gvmLLQeAC1esGVzptZfVPW00Z1MyFju/S
I6Us12vBLjrM3aeCXZB+I9GoUsW+73rm5Z5W96yF3TeN8kOx+xU9KoddpKPkMu0mzA6WvWSGUAWO
7IHcZp7K7x3+jhtSyfwXm5B64xxNhXyuwfcUVBl2IJsY1ehYghQb6TPB66xVRn9+/0kVld5C9D0R
9lkVmljnEF/xO0qzna/FyKVfnKWYW+/l4t3s5cjCr6Phr7SD2B255DrSAzj1FAh4lfMhrC7zBncR
9QCpsCWelvhykGlfNekUS6euFa8YFyGEYe9/dOSMSol6uRl3odQgmSVF9sTRNiyGmpv0ANWsl6Ir
1xsAHsrV1WrQuloVKnr8+DYR/6XX/vPj+AR9DX86QbQ56voeemiF8BarAUfu1mfMY2U8U0qLWwMq
pvkHwXxgu3cFLEeAcgcsAou7b5oD0SpA00gjMagUaKd+WsguU9D5uRmxZzAhMciOtlP3UsLSviX8
Q89X5dls/gM8MP3+FZt/+D40U7MgzNmZX2roRZ68y5VTb8/9SRvG3XWrgtpU9cJo2/UHemV295zI
5pQqo+bMSWcxWu+YRUAbUB7f6uuS4mfm4Q5F/ciR3blOa1R4GGVrA+znWuN/aKSkDjxLdpHK2W5H
O4ThcKsbFiZiTqHVBBDc980mfax2F6Nl0KyV1YDmkh2efXtnxKlJnG4M/wjCurFQo0DG+TTqdZ00
HQmYkphCyxH+pHW4NMmbrpcCQ8qsk7kOnIVxOvPWLPUr4+AIUllnydRhf96PtXrwJ2erpmIDLq5c
XAee8U5d9bO/xpS00CFhwquCY04zCenI7pklWZWoIBIjFXgGiRuSYTMFAUGFBSTvSifdEcRTolQY
61b6suLCRVD+IWHMuQIW7CpdHwrCByss+Xc2Frt4p/E5ZuEh8Fy/qu4zsn8PHK3Ce7CSGGGGbArt
1Xk4YD5NJemFbflQMbPAsMTNTAFuP7SEQDWE+QW/UxpvpbINKbTp6OMINGPSViEHACafXyw7Qiqi
l9yiU8G9Qx0WpKK0B47MBzY78xbdTnyu5yj3Xjz7idNR2DljbBPZmxGq1Ylh2k6GRihKWe9VrRGE
snWHgCpOKQ1TxIY0a5sMjaDBflBxqzRKtPoDcz342j9bYiWxU3VU9mok09I2IZJy+xD7pA6oL+77
AtkH82p2236SeaAiBYv+DYy4pHExaSJWzuf8SCsNGJ0KSh7D6AyBFsvF6REUqpxCg6Br5v7007kw
CY1ffdgLETmQMofBSKO/Ec+bdOKtJo5HkL7m0ycbAj4tj0ufAHTT+kFyL4c8y9Bh9pQhzG+/oya5
yDlkLx1TL3grJLhpplceuBM/8iRRKVNkHhWQTWXjoCGMzlHr/I8DoW1YfpyGc8D31FIcwBmSPAr4
M9GJhkLFxFSWvHNsHdpVTqr9Aj3NV5urwUXYJrd6oL6g4wzjknxn9vNLgJN+IM/hTcahiGYVPPDN
SaTbKqvZHNrBgAozeCyaYs8KVmmLCq5nEKzFLYb/sNzTu11rZzcxsh3GoqFSmypnr8o6ihX3GrlM
6Z/I0yQNKhbG5vwYO4KY+15n3KWV6tWLNxkf3f2ZUnYSq4v/amAei8WzkVn3kKdPM6oL4Sn3noZs
FWe0TK1f0hvCJ4isn3eVjXtKsHOLuc2D2ijrRaLdvSKcIJJEvyoJc/MvQXVblF69pIYvxhkEW7Q6
6kqG90gyYLjEqYQ6IJDjfBSubVBv33R+iuJKBGs4S9hxRzxqxxk/slcaYF/PsrvSEYtVLPiyyrPs
JUli1Ysw2EbD7hkqn6ijhAf2fkC6YjQUA9PW+dieS6GBBMp6WI916khL8bF+ED/dXjkWWL3ANJQ5
ERx/c00lBu9cr9bHpXyYZ8mIgkF7ApS6s85CxULFuN+IQ6MJl/HWUabSBFr7BcastWtftJbq07RL
YjdbdZpFfJci/E7v+KMFiHpXyQvYLbtZxm25QPWQV343fxwr1mgTiS9IrsKZ2k7cNTFhHgGHlPe+
G451Ln8YEbyZP4moxe03yaK44XNg0pbNs1i7TNYNfP5N3I73A9ZyCcjvDhEb8Y9TrnXS0zyKOgI3
LIYjIY7lzT3vJ9dViZG56foWCcUBla67AZVY2PEXHqT/1sKyNAEKXHKrDCmAf+LyZqmb8fRzW7XE
eShdvaG0Ia3N7jpLNOtOqyD/fwrZjRIj9kTO2MeVZc7YiGuLS6kqPbJt7JDvftKzst/8klqT8RMp
KZNFdEPA1XKQ9j91OtP78b7SAbfWzJu6ietn1lGo7M+HwSHTVYMkdrN97lQRRJ6d/2OpSK+b4qhn
GGSeODQ1SVAO0JWuXPPxWjoRllmA+I5LmDATDkItKZvsuTaclwKrkpPC501RN7u/Dk/CqsPO0UlS
9WPihJDmFsi0yJ+XedLjTdXEl2Ky9Rtc4X3accs0lEh9zIccLzp59ctOPkaL11c4GnBZIwtS9AdU
PgcsHd2hlBwICt2dsNiPq3k2em+oGF5jeo298MJGNCqnv633hqK/4RSjJbXcmv2RQijTEro39093
/rN5DfEOZnacZlsdgKcySNmzdkp4Qt+6SjC6o5rndjWpni3xBRP0bMoLxRKbSOrHzEcA0C5eQweN
4Kmx0TPlGk2hPrK13pMIGXX8rumbONR89rEW2MaQMQnU2UVmbs4wMxKJvibQZhJzH1GLl2UCKDm+
r4Kt/i9SLfCc4H87pbx4U1sU26pn/2kfeEsib1BOIsCFLcLDNKgIGMfxFOAVxX2D006oDa2aZ0xm
Ubm7uzKasbnCXhncWWOAXB2fA/cHafzxuFOV/VNoxrdMZG3D8CwPaGXZNeGdpdECfnbJ0RsaoXZJ
CIbsubh7A4tfD0DGRjJUhKcheUECFoNsu6l3MyHJAZ0XlmKqEFi1z+9FHmwB9ozApylgoJlvCxiH
CpSd8Wn3n3vPuFAk2aG+reKR8o6UGCSNW//oLSieLNdkg5ZuuRhtsOTKxKHa6z6LHqu94M4ys1QY
Bx17y6j2kLiVZ2UJZbxTifj3s6UTsrL0/3xcdWVrGk8lWSnVRg/WG7mhin8kW9i7hGFW0doLJRBt
CrHSQdctDqxmU4CdEEfwAsgAb3w0VBboT4WhwQzsnccJtmUXLwY6e7daJcdgj/b6ROP0xuHEF6Be
py6UdlghTb4mcp1rCqyEGuEcapKsxqZzBBGfVLu0Aa/+8jdaePiNNURY9VP5tHnEJSTro+Q/w0U+
mBoB/MwnEIjqabnmJQaTLk+geRGn6efyNoCmIMTq8286HofHVFZWH9IDbTVKHw7tdX64uTpiIF5x
ee7p402r1qxIh9bZakHwUWye1YRdKh+9PQo49v++qBK3BtpkdzUJ/0vJZJeioGnFoXD2wjvWS+nA
NJIdsZe2qrz49xwfSLVxiffU4Lk5Ck3IwPEE5v8ATP/3Sg77SbMv8GeJGueICWdZSaFEWQ03eZFs
R35xH/R5jbC+TC63NuaYmZ8z/lRLVI5deKNQi4+5nf74pM6eSaCdhIrCPQVeXIb7bwgATVXaYUjY
5FK+a9NpVtCXZK/3UTkNzErTsM6pJaIYParQEy3wv9c+lhk7z5rR/sTFBLOX5IxeNF+/rAqRmHt+
nr1DcDo3KHwu9ClehbV6dSK8KYZrwQtRpxIze+WU7pcZbRPsVJrIxfuRLaMQGgKkzMxCAlOifekC
wSWfIKa6XMYf/jbSyilGIIaeAkauUDMb3Izj6V9LKquVYy7v13hPXSoyps0UhMBMm/7bT6tXLsIM
Vu8JwIwer7nK0CK8hCe0wTHtZ52vn9O2d8rcejjLd7LYQ7MBHyW7pwWl27r/QhUHbV5h5NZh0mpX
+YBHqS9FU9DWl6lTTMtrOcN+TRmRI6oBf5hlUqFF12ydMoG0l+/XRKd3X2MobbfAM7dqUSgTAp+1
FOCy2L8fI83btTBdb3ZPLlWH3gWb21fCgqtEhnVskpL2I7LT9bZVmuIBTgndk9zt3V9YKLcT13Ov
C6Ztg/nP53yqegoGFsW0rcjsEGez7CSJK466EzEXghrObsXn8JptFqFZWoPusabUZK/5l4XZf+NJ
hy+yPRp7nphDJIyUIaC4QzdynzQdYxWWJg+SjzSzfgSy7ROXhADpUNukEv3KTci931DHRdZWlbmp
aw1UhFik/pEu48jzkGklcp49W64uXtvWqn8Vo9YfoFCJCAiXSrw1sK3f20RgZ3PbEs1XEqwOUt3+
Noo+UXYi/upby35dnEf+21coQ7GoWsmnhNwU76v868AgzlnY94uO7zyOt0ZJ6lQ41cDN5P9UHfm0
ZXnTZFsNEyGuxf5DSXV7oAztM3oyPYe+FmlhPck1MmkfXI6PN1B03lDT8pKDJvj1o7JYOD7jL0cX
hx4+KorN8HbETRSyFggN9MOIgJr0m040gfwHnGbDpwERup/gstwJuzNAF/BQKbWXbv5paLUTxXZf
GsDA6MStUG0VByqOqhc/u5wtqtWNjrtnwIAxJcCxfYe2Rtgg7yQaxHWbWtJ/FkHJuofDSv07bsd2
NU2+Wzljn9lNeF+S9WkNjFAzbPK8SaJnMzBj9iWOFpOREwGZLeYhtIZ1kxnGwA/ndraG7T/uDInY
2j+ZrS1kHMDqnOidn0/lDgheUjeeG5M88N95BGEI4bYiVrfADjjRxlzWUsyHalfF2gtfpBzodLOi
Uf65bgcOSC0Z5ml1nfJ7j6v4FDeYLSeQ4wjIn4oFWVsvBa9zK+qxqxYpgQsdNxyvh1cUMA2VK7ac
WSqDUKDbc2sT84o8VQcsDsjZLH65A+mPi9XaGHsCK3qp/G74A5JrE6s7YI8SuMToJtCE3kqG0UUs
880DFToGTI562DKwOOBJw5NC3Z3ngIGbMI6Mb8PB0cRTY3+A8NWFe8hxB3H7BNwpQnJbeBWi+RIm
pQJKPfmW8XXOXRsCAPrSLlspl5V8u6UfFaSP3VLyziJ+SMoqSaZ7yLGYkhxBbbFE4zyeBK0rNocu
cUcSMu1iu4eXnUzpKDzYf22MwwD8v2Uf6cDHL2LEUge2vU4RJoJocwdz1XUUf1J8DJ6B0B3CcMWe
luuEuHkQMGGycretL1+YlNfQJjFak4YgGuAQ1mXVyFnH+hFXSN2eFfXRsZon8zukvf6hc37Z8j3w
i3yzvSSFCXLCrNW6mxfwaXvP+e8KlMrPna5SmJ/RGtoU0ONu/7QFeg/oEeNAM0S8RDhCtlxgounQ
+5BmIFumYeR4UXLYq7pSVNCrgmbd9GUgvY5wuN95GNEXvvoYOUmEyxAawPWpYj51NB+4kl+Zrc/c
3M70NhXhboBy0F4ukZuxaXMSxUGPfoh+DLcdo3omAOPj6bD9b1h5S+wV9Ivi5mmxXrWB/dfB1y6+
8RTRbyDJWQ/Ov94WqeI85264cxpSRnL/kLZL85ylahSQWL0h0K6cWOfFZ8Qx/Y548ZYHnKeuqXQL
p7vlSRPgvXipphgpMwi3Ly1EdSvO6UmOKOnkzX+XxBufh4Ce8OHGTdJcPpyKjxv02MMuk+FU9Ymi
0ZJV7goIcDcSCuWC7tPz55yZYYC97+Q4DqzVntvj5xmiviNpg+Ua1wlX4/JK3hLPA8nkp2zyEDsY
gdEUMT+PPALO+qqMmbkZr75IY+4FqXNgVMXhOY0kANT3+Aqv8EQSFu1OlXZK3hsNuiI/4T96CVYm
M5nd6A/4xvACZYoORSJWGkTa5T/4COnVoadhV5LTQRVqzBfQ6oQAJLSJcZ/KflRUb0Zxg56z/gU3
1MFRRNz52gUOOXo/6JCT/l7eMu/AdHJJ0VlkLiJkMuQjjLwXSTBCmo1Mp1qdagMsQXyAzHHubaaL
nCNkBrjFVlp6v2jHEEcIOg+eoICquK/1rgNtkG2G2ixOx/Y3SHncDBvoviSyBLoYEdPQ3cclxu9q
o2Lp6yK3k0CUfNgnwObBhlQHmTHu+mQHC7SoxsyKV5QlcTseM1nmTPD0js/bpmTSWsZU2+CIfMmy
HgQ6woiJjn24b8E08xiazIrt46kp5hfAVsYgnUu9yCe/Jt2vVFZhIDxsLFJebTVYSDmRuE+j/p2i
mUcUhZxFLyAi7Z/mwOk7py99cEQ4vThp+bwyYV4wtyWb380Img1jzkz82IRGr2gXDC3jX03VUHHx
mwd/CO7gI2IIvlUaHgyu9GnT5KMU1OZaF9ptpR8mJRZvLF4AIVn2Y7Qu6DK8p4W3B3otg23p0olC
/tjTtPJUO5p9urKTAit7UUqlg77juiTEUwOKdEYIfUM1qdg2O2IsqmoWzCJQtUxrQJGBLmTjCDbk
+ygaJIOGsCSaUNcncWFAJgl84nr/6ri/PBggtv8T0jwtr0hUtiK39RW3dHR5eloyHnb2xPzSRaF8
Eowtw3uDnz4WsMTrqMiL973Fq1edCd49fO6PUQxDbnnTZb6qy9VSfymd5j7ILFw0Wi3stwGLzH9i
G+faSUas1fOlHOwQqshkv1jaZF6MZFGS5oU8dXVZp96slLSksck1tvy1JXXtkvLqK4D4jwlK3BAV
y83xf8Z7NX9GKimOSejxRqjHKo2EftWDLCXrylhXZF/DyySzuz9aYmSq4zpqz141KTEckVl4xBHn
Z5fvSihV97oGRz5tY+c1qCtjz+pzme0eZDxXSTRF23r82wy+hD6PCbwn5QDSgrKzfEHimfOtTZC4
d8tQc9uSw8Q3ezlnfS9LhSwva8Dd28P+xRQ/iCrLyiYKrPXkaPjj8KXccJKavXPVvYPxbpNe1prW
YyE8y1uHM1Odd5r/+aODgPxq565d7Colpp/Nw45uRKFWrop/aH3ctW08Koe6ykUz88S5v9Fnvxj9
rINfrjhk+wJlv15r5gqOEkjOELpcSCHzix6sgQXi8lrvcnZZNgomMtL7f9Rew2YmCwWpzW/Neo1Q
T0O4TWB4z5TJna9qHVYKW96CBK0fiJjwj4onU4HCSgo5gJeNgou/AVfCCoo4rqTwwKlzXUu2Z7BA
vn+WGh4/g/omy9p/ZNzBceJ4zdRBPiL4TXQr9H7idoGCMEYxNq+C5zOYqcv9pcL1RHK2hsKFVcEc
7RAf9fQt8xQtDFA6iT2aBgmEq9PznMfcI6MUi0RB0/a5z4DNURoUhJKk9TkJdXym2HDpKZf3MtOB
UpzQF/xFfiMO2E7FV3szC5C3/ddp34udj/vofJHGa7aOYN+3d8nOzH78ftAiCTFnyTyPQdc+r0Wg
5ciMBN6Me/ayDccaojVQ0NeYs+NTIIz8yiwsZeuG5z6uF3MDTMguPQYXhUm/E5F+qIRXnZ39gcTT
EkBJFLcNnXaVtxVcJzmaRK12rKSriLziEot9LUvKWyB7A19/lWaVQ9StJYli5+uQPhdaUuB6DD3U
6YJplY4EEnlUDbYaPlJBI+vlXLA4qK/TGkbyPEUNhE+wyn1CA+UdUwtUcHcrZQUMvAWK0VTOSYVV
QjclZx8L8uLrk1RTreCOJm77JQWbZ3uk+1FclegVOFbs8BFUf+G+PI3O3S8DIZtRVoIfNm0Aufyw
cIZQN8c5TOxo5AjDZUhKHJOX4FdNeD0Yq9jX8GlUkYeif43ZH/7/Zj9dBHVVWBp9IeYHqSx2ofAM
Pueuk5FXlV1z4Qva8Yrr7JN3YOUVXHkookF6SDuP5tx3Gg9qMxHUj02wLyahvIc+49zyvUNVighR
PtVnXZKhdYL+NnFYzM+ZJoI931px3SoIbdEuNYnFOGzVlZhxWx7EHdrgtkdJtVhzhzp6zCtWbiKS
BE3EHW0c7oWp+5mEZ7e4C3j+sbpBqxHLBZdUF+3Pwd9yiRi/ux0wlUln3ytswxtLvtF6+LSW5CRT
AlM8PGb7E/AuNg/BVumbffTvMAXGt1myxqlhAtD5zIf+Fnu8dunEdehQsLG6rbYwJOLc1bWZ3DgS
/SNpUu+KZyFdhz4kI7yknCpicdRoOv6PEf3YVRxC7b0sck6Xr5gIYqVnD4jTGq+/nlMMD82A2/A8
qUZMSuswQcrNCSYQEnFCGn6D79hwlkWYNlZe2m2Ae2EReY79rYiLbDA/smUhlIK4QmtN0JFYHK3N
krLM081SODd/dbleLTv3ZLTLZFaGp2MLCaBFoOeDEfpleiPiG9R0pp/4DiDBFLysASaDtTi2z2aE
GUY5vdlpHnG/NJ5dD8YnZv8PWBLQNBH2cHvb6zuvwpWB7B3ikptPY7XHvclhxSk8pt1rKS8gPHD7
CI3YS22wB/HxQdOUzjIbpVACsdHr7NHkvYkFrpms9TTaC/bIREOTqXyo6Cy+5joRjguCY1EmCUpv
NHDAjLoPVPY7eYP0ULnaMF+M4Sh/OvkfFBBNLwEDzFG83xmu8yk9FN3WliS6xEjq1xN8RPaZCn4q
KG1nrh0tFHxcr+H8JwOxpHgm+LH+82boZ0x/Flfs4cWCBMAAGmQJAtDCu5Bt8BunVfRR9PXrTDuR
G2+BuICjgmmWXmmn7B5sjSC69rTgu+RZg6vV9OiaA0XKNbO/LWg3WA2+5osz8GFQ1xtyF5l4lf9C
F8RwXkX1iwE7NhHU9y/TJkvTqp7miNc3bqYS1yT3Aw3YFxfEkApHJEkgWY3ARzCtY/FaVFCJS1Ak
zQlEPRTTD+4sgM+2HDJHWIK0ROUBUPBLBhu741QnNdzBhhNT476OmBWAazfDvMO6+PRdgBNvr+Sl
rDjWDFeC3CYbmpVGXy70XmQTePxmHF/DSTZrkXi4KPDotkO+Aitl81WsyMSu3NKK163e3sPGGX/D
kA+iqWiLT8xDUvL4GNr0rhKKtk5rf7BMLMBsKsa68sy6Wt7bpdXBUaAnCYRjSlUe7MRKEP/smKTi
k7n+yM4gzkMeFXfCuN3apzMYGy6T2P17z1u1VobjNNcTIApSRd9rhqzVerdUiWg8dDSIHORZBfcX
ZDa04zP//Vy1tiF7kthtHGVULY5+6Hm1rVkZDMusGKJ6ELUoN9DpAGAdK3WdPdevHBAcfAgHRyP+
hkp9k89YF0dL9wirgotlPuyN/LE+vpjeQSEa1tfgjGd/t30UWcOYO/lS+AUydQ11vN//I+Fa1s0Y
n5I9l+Ijolk8X7nM8zSq8Kk1R2jTuvFSApr0/tiHpy3GDgu4b4DRJLWMFz0w57e2ym2s+oJPOQ3n
P6jvnuXMFfNQujo8kCU5YDMy5feWRzR5zQi4ZmQL/4cvKR5t0Ar+7fbsgdgMiGvuw8O7zEcUmdkD
xet6zf8IpvzxOTvcT62c3/MXdMrxlB9NjzPn2pCpR9b1kk5dUQNjoJt0PVpXFUnQraSGT9MVwSoW
gdcDNYYxWDlrN74dYooFJbdoGq+5M0LGc7CqcRZOs+PK0dzN+pq8hVGYY02gfohaPXqbZ9Ta/12v
2XDb3AkfTzRxda4jQDC3W8guavDIQE+pUJv6a4WJIjkmhELizIQvPaGUpG0ZSmKxVzotW5Efl2h3
oiZcDztcvsOBjxolHzbH5FN+anawSWCVxOij7rcz6r8mIHU48s9n+3S1ZQlo8cQWTDJZYICYUzrR
GgPrhV6CAQ//5OuMNH4njph6g7Kpb6pCzX+l6J+xkZRJDMMqHXYfNQlSuhExmCvHVZ/H0mTbGjCM
SMxmzNG5cAIiXQxvYrLNHPPCacwuKTo82l9u9057jOsQTCAgQ9xqcZjgXDWUxWbJumrX/vkO1dYz
bL3HZ5G8DvffNIxKK2fTz4VErBBl+WTgNYC+6JdbVArhOBsvrRNtFuD+DoTKTOmlSbQdjoSdaY3j
ZPhBlrlS86gHt5LMMZDH9WzGAUdg45sCZAzFHWJvb1CdA/jXEPkjsU0cZS135VwU6WIoxcWuLwxp
OOWPTnh1dAFFgJ4UpOFW+glChGtyiuBKEPN3ocw8rFODYdNmtClKnGi5G82j7CKDi7pa7hAUMV6X
TI08nk5pkZOEhOciOCgEdJRZ+O9TLMy5LlL1qTYU5zLY0iwOI6PliWsRD6/h9KXar2KKPsvIlQSK
iWdTsM9buIWIJAct87v9lNL1AZGfNI6pueVp7k4XPpp+0exUp4f0gRh+MjHoZVwDMqBZVtGTA7iT
lfpSegQapfuv97GKPBPj88pHglHvESK1qDUXajspWqK9YsvLLuED9/p9pRUoQFIBwK9uVlx+6TbW
Kna9BzxI7L9nQJ0Ngp8kJMYCuvmNx6MPPO4TgDnDjIMbNbteeGL8XgAB9HpnE906gIFFmmRFaW59
6UR3sS/rsA7bSN+nada5pa3zhmvNOkvyyjLi+seCSPIEXGNo6rv8YOgxIuCPsqNiF3ie3HdYPPN7
k82iNxEoB3O++sBTJPPJR/7qX7vUaqzaktLiD7t/tVaZazegC8WZSvvBjKgnOoC8ZzfoKPQ+d+XU
slJcaCd5KwrIei6kvGgTK4D90lMvynTbddWpnYsKz1DguUWKtlp3IaHrdKxIi0b8Fx6fHBjoDmN0
I2uFZVFdJve4dQYpXgMLnrhdnV7TGixzrvZsrobXphUAneIACOtPEtbga6q9BRuAxRfl/+zMR4gO
VYr+lo1KzuqLdk21XCcCp+u/c8IT/6b23amy/hkMcfO14hke6Sp7333h7+iAfog8i2pYScof6yrk
95Rrj2sjeefyl580e5EqxZd5Gm2V6i6oZFRymk2vi8JN6+jveOXfx0O+L6LH6EQ01WvJlklmEmDL
LPafm4bvh+aH6yAPhQ14zEByAapbdjf/W84kQsOHJxDtQqjuafHzYNzqeXnYkDJa0POd3V3tlBwE
GlmVMd/o/F5OW25i0mtlpbNGnwmwoQm93HI5TLDaQ6XrEUKCrK1orzJ37N5YtJ+OalA2Z3NvM70o
ephWVJn+TYhR3pjI9xx6HomrplYbdxilq04LUTbEC24lDK+e6Ur0iuebrhyahnEBqM8SOgEQFCDh
7YL1R+qIoRP0PLIECwA6aDOLCcpKl3RRYpEXz9AB7xZqfamjeTfuUGxtSc1S+0+kiOYY1vZh7v4Y
tgFtHkDJIl7LyuDLW3jcnsw475eIZYVbYMTmnaEofOmNQ1hXyRDQqLk6SQuZE3K1FFU6nmhaj7wV
TyNxKckMNj1cPwUDu6/Ta0Z6rUeOua5m/Or42eVBcUs8Sw36gToWqjcf0JXazMPvG8u+hLgfe/dt
tNaLe4uBV9AHkdyZ1R4VJN1CjfE3nK7w9wfOrrY4uT7BShJXo8Ej0PQFMi6xP9Nt2JZllKqYk39B
ByOOLhah9SS1KeWXNyBzInVYgG3L6U89NZ8mIz37lDpzJgOdyNQdV7UJGtU6SPOG3+DJ64cE+5I/
YhoOKCN31tkOAQ7XwJaNliY4neH5nvKKxbzrqiuopkbZiBgEJPRgYOLWgWIKuaDdURFovNYz3C9R
iDnjyWe5i+j4TrJRpRGKe/oDbN1ptA68LHZwC67jVmThBzYRNm+8SRhgYBV7SuExqYeD5qz1LMdY
FrKcW6TN6X2RVmHCp8q/Tq8f3Y2Qf4/y/GoUONqx9jUBWi6NjmT2UXYXzt51CpII/P5mTeb5NAwa
3uie7rl9sI4OjK6YOTX7rpme3Q1iKxo65Orw3P24d70BZvKmLrpKeHa3m3HO+fSGSHYt7/5x4Kli
AT9+ngSwjkZhoRWVzIcfuiUXEMGKib6mE+ftm7y+0+1GtERAkX+uiAubF3z/AOliR2LoF1H8HCoP
+IM8lZp5Wc/BzBx/nO0ps7EV9C89fp5asLYfDgzv3m0d1oTGm8E89kSxNINzctDsYL90wmX3TyII
5AFgdjgcuhUi1J39KB96b84I4290IO/Xnl47QKV6yEWzNjHGOrf6wKgTIkGpPO5pOjhl4K7BQI0s
e8By493ilOC5CdV/v97j+8265tU/k92J2wfIvlBJ/h8j1Van2xOMG+HrKJQj8N1xe+v5U+e6uNvj
i90CDL092xRnFh3htsPV5iiNTLIlxRbny3Q3w0+A6vn0KwdOgAKFHO+0yTUniRdH5R8meD6quJjD
IFwXMikW8a/9q1YR9VDj/Pu4f9ufgmofAYtKqnW43Btc7gXcRsVbzj3Pv27vlfdVzpF7CbVd0S+8
EuEU2KTSMdESKUmbIJwsHi6D5SKv+H0pOZ1LqYgjSG6/OPJW+i7oWmoVJMDHc/fbE5F6krPOS9uO
bPGJ4ZOdGdA+Te/RECZq4BcQHAB6GHFK4OKrHpitybcmnRM/GZ4e8KUvzEO5LvaOJZ8KxoYgOJJ6
TdwBqIj7Bce0ymFW+59odcBE5R5rz4C9ZNJnjrTqHNUNti97Jch/gp+pIATfvBscijva/TRwglIE
wD9U3LRgKTbWXVW/LeY634QSgh+AdKuYhmtVD9VxZEpXbMpfCI/TT2MNhsnIuTjCepAGhLW2vkmJ
z+Kb7Upp8eUilmP0F6f3lZqJ4IfpVuP5InTFh7t3Ewwm3AMDJMWI1gpSqEgGfLMR3bw7yScfrgha
LEVnPRtkPb46m2kwQmJbIVwfGCFEAcyCGRtd3YxfdVsUZ1fTFScRAqJBwyTUMBDvOtuFCQ5TH27E
QE4PP1b81ABeoNjD1UqHBKajMQqqad4bZg5PqNKfSNIjOEUSZsVCgEUm+jjYNtdqyN+VxNHZtMoV
QCpOWggqAv6pfBG3Jm7kJeIZoMvXFdFP1sQmrqNNuC4CRJFpNAFPKlGujJKm1DbWrcxsYZKNdG6s
iu0oUgd1aLX7MxLyI3UlXxuMNChX9wklbcaBMqtONozvfYMPEVrCPI+mY9dU5W0jqmvS1UWR5QU9
O2vtFLdl5svIIcqwMONLsMxCaAwhzUt43UuF/b/kUdXM9nzD2ylJ/eLpOq6Qz6VWeOrqnN8xFRsI
mIDjOhd2LuqIyQixqm6E5XIUpXvyrImm6Dl0tGyxth2c8FOAvkseyo+c5UUL1PDLCDY5pjDtGf+p
t83xwoAKKGAoK3SiyzpACRBshptB7VkPhZrDdpP5LjybzSZ9UXYJpgfBPZB6mJ1jc3B1eTv9TfzV
G6kzR5uTk4WAztMThUwqFWVGJAp+ZcsBQU6/B0KBugYLO5+dT1QMxoS7TMI+fvIYBw9XA2L8BkJd
OQ0/ZLzHqs40q29zeyp3J94TF1cd3C9xyAifEKDiqse3r4bEnrgEiyy/aV2hWeyqC3ByZxfHgGBL
zV7S/oddfH/bu0cpIkJLYtsW5I0hBuCoRnpcyaRlrxqe15k/Fl8wbioAf0REcuiIjGY2MXZhdDnY
elKxRBzifUaFiABtGIzujLmDP+ENsbJDbH9TnMtpI/tOsit36rKsEZ61ETF/BhLqRtBcS/uonWHP
q4IetDS28rmq3fMAQVJ8/6Xngzk2lGce7t3qbppG5pd5FXX1J6PsKs1xohH9u4YG/y5HEjom+y7v
Srg2znzOGh3gKaioLoCEdFPvh0et0DVdA7Nprw019DqmpQAZUzQXOQV+oyLOPfA7sR2ssOClRAlF
MJXXSiXKgjFJ4cnPxrHcatIsnYGnIY6SjiqgMFidd+nRXkYFcgou8qdP/Y/SfF+n1LT9f/8icj8o
5h4Bv6ghHWSqgecJwUsp0U6O2nR7c4r9r6EiNBmJCM2uztm0gitW6llXtoizhwnl4wCvrIoW5tEz
valYSnIGt1qSe41G0nq6aVnwwm6BpzXnseGOE4+xBby45tEVdQIZdpw3/qIkv6WB6zVy9PulZHQv
wqg5DRmo8KQChmId0d+6ZEA5zDPV+lRqDGZYZR43auigO3IySfoBEibms0CwukZh6j91+RavEtoF
k9DUzhmC6s383sf/CR67r2SiIzW+CTfG9b23C+H6iUIOj7ETk6tMzsCmG8pj3LFrQGoTQnwFFZAi
nbiRfEe89cMPpqgUupGuF9jcmzAv1fpPUtQFEEJhvxH6GIYxEWFbEDmEmq36VOxmNM+hgKZyc8xU
oMXMmeBkA9NPfWulXm8Fo0GMi9U0eTaQCf3YUSKrpezUE0iCJy8vB3af37Y05vPTewYtmsufikLR
9MEuAoBLIVT3Kn5gVMPz47eEzC+XkajMlxbHxfTWEYVCQnOGJaebiT/PEm4xf6eP4bWuxeT4p5nn
R1l9LhTQh8gYU+Djj66VpyG0WBwZvfgfSC08J1NFSd9bFbbBrgQNy3+F+Io2Mg24di3vSuLi+vl4
OpHabTH4JoogeWz70Bm7XD3AtlnhlkvbTyP4WOGceEdONY5CcXLn0XKxmgxRB/RGMp6NBASpxr7d
7dCQdtEsmrjF2eXdmHriArPfSx9zeZOVAHoFc4tYxBUeP24WaKdjJv8ld1SD79F0oS7ZUUW+QHX+
YvuWWA9e7Pofdbq8IIqAQL+fFgqHHBU82auTQh4jqEH0HLJ7cZgOrds5tBiQ5aAyBh1tzOpu8vkU
0lXEwBAj2jWspoKKAXiBzO8wk0BIdAD1sj2wdeC2pSCQCfy0RxcNP4khQNvQu2YqivS7ga/SNm1u
GVh3FqF9S0iuhN16Akc5VwdsgyzcXR+YsDbnSgM0EeoyzYnzALN/A2HiwmudSVZiGV21G2WyH6A3
fa0lGcL7tB1j9z7HyaUUORJBC/SCl58CdV26ffolA+juBdF3lFvcGJM+qdnUZVeoQ6lmiC/md03K
Athbqh4lVOP+30zASXE0ul3W1tHDlI69wQpEmaED08Bo0PfBGGfrVcYT6CSnzeKic9DQnzpvIlpu
vD2furje/ZmbHhy/ZqtJ0x04rzYmjwTXf96S6TEkolguRyTUqR3agNT1K7N/PKfyHqLICJroNUUM
E06bHal4ImJoIdwOhr1rD8Rr6BrivZYg1O5jq+SorYXimD7A2ACmZM1CR1CU89C/rx7CsTg/eHqP
Ra1u/F9JQKTam6jR1PzG+qYYzzkiSS/3V9qkoeyH4UmolwBPBJjMaP2ButpTzZkpIJ0D1uO4eo2s
aglBRF+jrosV1KqpaUbshcId8i3nZ7OlYllavAQlwb3qd6ovfwk2qIIHIoDromFAr0mDuYLXwHED
/Pk8KLzBdiNyQb/0I/iTFPtIS0HbsEL65yZo4Y4lzL4Yag8x2/9poa2F1/PXHMePUqCSY5+xaT1q
xJEjdGoe5EP2RhbSLSkGRCRAxe/pdlduGbLdw6WEidCDjn9MWIRg4cndj8Cy1VMaVdJ5TKSdqnYs
evtI96Q9c76pLftlMt6+HzX2725CMkxZ9VMJcxZjn3gdZddVR2Ex/QLmDKDniWD19W7IUDETM/Wj
awQgjUGmWFo9gwx7OR+zX/PaWO8ZHlCKLNHaNmOjpwEIIPXFxY8CCJYIMMQeZXbVvnVPdEEnTkUu
LUSaYzWdOSCZDwJ/TsaelYx30S1K0up8bs9TmQP+DOTi7DonHtbTXLcEZy/yDdl67y8tsAjuCzM/
87f5WSWGQqbAO7WwQemNURoEFgKL6ETLFzunsog97I2IPGU1t7b6Nmm1mR0aYxvprTgHcJnN9ddd
fLvdQj+BUuiSSI44McWOs3i9+taYIign5+zNjd1bEduJ0yzaGLIyZ6aRE3aECZK5qFrumQETb2AD
vS5Ko0gPcjxuNjFkigckHYXrNJUwNeOStOM8cQ4Lu2o0h7o5+ufpbUW3Nr83SxjGHr/WLgD7kcgf
NKQuAnx0bF85e25wD5UAb0uMVtyiGlhxZ6HWxOgfDup4xMBFNTqCVqah/2jHNGnZWb9aKrjD1ASb
sJAXXNx0ELG7Y0RiJEMtQ5/yNx0IReC5OKPT/u3tBuu2Qy0HOnwg4Wc66fDn0L9W/hwHNY7XPOPa
KCZewqjZY2rsPubb9hkkS3tT6uDADhhD0HMfuDJEl7EibNPpy5bnfAJzKT+e0F+OINGWI7bJ01P5
ss6YL4j8sEZEZ9/va0PQG8S7QNP5lv7CI5gZ/4k0xdwCoLYEZ2E97HxJ1ECDqGmPzOn7EABRBKqv
mseZxbqBIZZbQV0vmLk34yNcNg+iDDtjjelXTyEjV0qvBDPCCFvXChTlHQMR5kJBa52YbgjlCoKZ
OH+8N8unPZdIO9ZYpn8BAXtzfXuKbk/e1j8tBL6a6OGQZ6zzO+0iIrt6WMPDY+dApp/GZuOhLQIU
Yd/PRYYK5Un9QqyLLz6t8Ri60uWU5ATOFp1dUrRtonJ4VltRd0R9/w7Z44fPuQftPMmGwYG+8QaT
F/JlcGurs75iTGDwDE4faYXUjqBW3zNwqZrgKtXYzxldoXW1LoYd9N/YewcCsX7IAkxyzo4iWDfY
G/au876RJw9EPvDK0xGQ+1JJXhO+QW6M2YOMkrGgWZww1xRJKwSJPyTalI4ECrWdaCTy5DSKqtxH
RuPDItm7zm5o0w4QVXHeWY306CWN+fKQAjjNeF5AkRXWqYHI9x2Cd9AUEChLbnEia+193TGoG2j9
dV7eOdmLU18xzwcv72P3wUo4OXDnsD8rU98cU2jJgrdSOrcYeitohFMvIlZO00TIe+mm/jEkkJ+E
J/5Wkib2UhvTRNAm/SOUXB/nAZxgAojVo/oPb9RuCXBjrrONv7BkL0PtZUL7aagGf9mQ0CQfBMo8
x0qOnmgcyVktcrzRspfp1jPTUppgmyaNLHAi8q7y7hHOSq10vGblt9vF8cxu2pRYGIxr46pBIkZ3
kbi6jBG86+MEEpVB/cm7B0FQP9pYB/U39rGdGd+8VAW0xeItOdnhtL3+rosFZsN/kK0X9nluNcAV
eNLHS9Qr+JF2sVMheeLWUSUb5ZvTHify0kW9tRPOLnP4EOjzEeUJM1CmErEUc1aDwfTDbz70Pn6u
jYiIXgycO8wmVu8L05AojuWxtc+SfQW8qMwt5FJbPkziX0rK5OgVO7sxz2/cc1gBa1IJmZacfNUC
lfBwHTmhwfYQtLh6NvFOhsVe3HINzn7fJC1H4MgY0O2ylnFHQcb0KEAog/xXKT/7uWc6jtFdUZX7
KOTnTuqy79fkPg+iuRPdFRVr8lRVqaL2Qku98kcf77j6kZtCsqQHPKD1JPfOHlkE5JGl5Cx0Kcj8
BucOF4J8B8m/Tg8pvcwSW0YagKB7XvYO6yqFf+ro3rGMia8YfCDQnjukXe3ist5zcZz4Nsztgn5B
4bhCKe5jiLG/IXoXK6a5+Wp2mwiGLh+GfCW4at7/CGLzSJi0zlVC7iAMrh0z4fzNB2eVTWimw6Dy
aEfyHs4=
`protect end_protected
| mit | 2db592b151e8cd320525a14dce293868 | 0.952336 | 1.833279 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fadd_fslt.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 1;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FADD_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | cf6e15861d2694ab5e267c7e610e36f6 | 0.567707 | 3.729005 | false | false | false | false |
wltr/cern-fgclite | nanofip_fpga/src/rtl/nanofip/wf_reset_unit.vhd | 1 | 39,205 | --_________________________________________________________________________________________________
-- |
-- |The nanoFIP| |
-- |
-- CERN,BE/CO-HT |
--________________________________________________________________________________________________|
---------------------------------------------------------------------------------------------------
-- |
-- wf_reset_unit |
-- |
---------------------------------------------------------------------------------------------------
-- File wf_reset_unit.vhd |
-- |
-- Description The unit is responsible for the generation of the: |
-- |
-- o nanoFIP internal reset that resets all nanoFIP's logic, apart from WISHBONE. |
-- It is asserted: |
-- - after the assertion of the "nanoFIP User Interface General signal" RSTIN; |
-- in this case it stays active for 4 uclk cycles |
-- - after the reception of a var_rst with its 1st application-data byte |
-- containing the station's address; in this case as well it stays active for |
-- 4 uclk cycles |
-- - during the activation of the "nanoFIP User Interface General signal" RSTPON;|
-- in this case it stays active for as long as the RSTPON is active. |
-- __________ |
-- RSTIN | | \ \ |
-- ________| FSM |_______ \ \ |
-- | RSTIN | \ \ |
-- |__________| \ \ |
-- __________ | \ |
-- rst_nFIP_and_FD_p | | | | nFIP_rst |
-- ________| FSM |________ |OR | _______________ |
-- | var_rst | | | |
-- |__________| | / |
-- / / |
-- RSTPON / / |
-- __________________________ / / |
-- / / |
-- |
-- |
-- o FIELDRIVE reset: nanoFIP FIELDRIVE output FD_RSTN |
-- Same as the nanoFIP internal reset, it can be activated by the RSTIN, |
-- the var_rst or the RSTPON. |
-- Regarding the activation time, for the first two cases (RSTIN, var_rst) it stays|
-- asserted for 4 FD_TXCK cycles whereas in the case of the RSTPON, it stays active|
-- for as long as the RSTPON is active. |
-- |
-- __________ |
-- RSTIN | | \ \ |
-- ________| FSM |_______ \ \ |
-- | RSTIN | \ \ |
-- |__________| \ \ |
-- __________ | \ |
-- rst_nFIP_and_FD_p | | | | FD_RSTN |
-- ________| FSM |________ |OR | _______________ |
-- | var_rst | | | |
-- |__________| | / |
-- / / |
-- RSTPON / / |
-- __________________________ / / |
-- / / |
-- |
-- o reset to the external logic: "nanoFIP User Interface, General signal" RSTON |
-- It is asserted after the reception of a var_rst with its 2nd data byte |
-- containing the station's address. |
-- It stays active for 8 uclk cycles. |
-- _________ |
-- assert_RSTON_p | | RSTON |
-- ________| FSM |_________________________________ |
-- | var_rst | |
-- |__________| |
-- |
-- o nanoFIP internal reset for the WISHBONE logic: |
-- It is asserted after the assertion of the "nanoFIP User Interface, WISHBONE |
-- Slave" input RST_I or of the "nanoFIP User Interface General signal" RSTPON. |
-- It stays asserted for as long as the RST_I or RSTPON stay asserted. |
-- |
-- RSTPON |
-- __________________________ \ \ |
-- \ \ wb_rst |
-- RST_I |OR|____________________ |
-- __________________________ / / |
-- / / |
-- |
-- Notes: |
-- - The input signal RSTIN is considered only if it has been active for at least |
-- 4 uclk cycles; the functional specs define 8 uclks, but in reality we check for 4.|
-- - The pulses rst_nFIP_and_FD_p and assert_RSTON_p come from the wf_cons_outcome |
-- unit only after the sucessful validation of the frame structure and of the |
-- application-data bytes of the var_rst. |
-- - The RSTPON (Power On Reset generated with an RC circuit) removal is synchronized |
-- with both uclk and wb_clk. |
-- |
-- The unit implements 2 state machines: one for resets coming from RSTIN |
-- and one for resets coming from a var_rst. |
-- |
-- |
-- Authors Erik van der Bij ([email protected]) |
-- Pablo Alvarez Sanchez ([email protected]) |
-- Evangelia Gousiou ([email protected]) |
-- Date 11/2011 |
-- Version v0.03 |
-- Depends on wf_consumption |
---------------- |
-- Last changes |
-- 07/2009 v0.01 EB First version |
-- 08/2010 v0.02 EG checking of bytes1 and 2 of reset var added |
-- fd_rstn_o, nfip_rst_o enabled only if rstin has been active for>4 uclk |
-- 01/2011 v0.03 EG PoR added; signals assert_rston_p_i & rst_nfip_and_fd_p_i are inputs |
-- treated in the wf_cons_outcome; 2 state machines created; clean-up |
-- PoR also for internal WISHBONE resets |
-- 02/2011 v0.031 EG state nFIP_OFF_FD_OFF added |
-- 11/2011 v0.032 EG added s_rstin_c_is_full, s_var_rst_c_is_full signals that reset FSMs |
-- corrections on # cycles nFIP_rst is activated (was 6, now 4) |
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
-- GNU LESSER GENERAL PUBLIC LICENSE |
-- ------------------------------------ |
-- This source file is free software; you can redistribute it and/or modify it under the terms of |
-- the GNU Lesser General Public License as published by the Free Software Foundation; either |
-- version 2.1 of the License, or (at your option) any later version. |
-- This source is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; |
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. |
-- See the GNU Lesser General Public License for more details. |
-- You should have received a copy of the GNU Lesser General Public License along with this |
-- source; if not, download it from http://www.gnu.org/licenses/lgpl-2.1.html |
---------------------------------------------------------------------------------------------------
--=================================================================================================
-- Libraries & Packages
--=================================================================================================
-- Standard library
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- std_logic definitions
use IEEE.NUMERIC_STD.all; -- conversion functions
-- Specific library
library work;
use work.WF_PACKAGE.all; -- definitions of types, constants, entities
--=================================================================================================
-- Entity declaration for wf_reset_unit
--=================================================================================================
entity wf_reset_unit is port(
-- INPUTS
-- nanoFIP User Interface General signals
uclk_i : in std_logic; -- 40 MHz clock
rstin_a_i : in std_logic; -- initialization control, active low
rstpon_a_i : in std_logic; -- Power On Reset, active low
rate_i : in std_logic_vector (1 downto 0); -- WorldFIP bit rate
-- nanoFIP User Interface WISHBONE Slave
rst_i : in std_logic; -- WISHBONE reset
wb_clk_i : in std_logic; -- WISHBONE clock
-- Signal from the wf_consumption unit
rst_nfip_and_fd_p_i : in std_logic; -- indicates that a var_rst with its 1st byte
-- containing the station's address has been
-- correctly received
assert_rston_p_i : in std_logic; -- indicates that a var_rst with its 2nd byte
-- containing the station's address has been
-- correctly received
-- OUTPUTS
-- nanoFIP internal reset, to all the units
nfip_rst_o : out std_logic; -- nanoFIP internal reset, active high
-- resets all nanoFIP logic, apart from the WISHBONE
-- Signal to the wf_wb_controller
wb_rst_o : out std_logic; -- reset of the WISHBONE logic
-- nanoFIP User Interface General signal output
rston_o : out std_logic; -- reset output, active low
-- nanoFIP FIELDRIVE output
fd_rstn_o : out std_logic); -- FIELDRIVE reset, active low
end entity wf_reset_unit;
--=================================================================================================
-- architecture declaration
--=================================================================================================
architecture rtl of wf_reset_unit is
-- RSTIN and RSTPON synchronizers
signal s_rsti_synch : std_logic_vector (2 downto 0);
signal s_wb_por_synch, s_u_por_synch : std_logic_vector (1 downto 0);
-- FSM for RSTIN
type rstin_st_t is (IDLE, RSTIN_EVAL, nFIP_ON_FD_ON, nFIP_OFF_FD_ON, nFIP_OFF_FD_OFF);
signal rstin_st, nx_rstin_st : rstin_st_t;
-- RSTIN counter
signal s_rstin_c, s_var_rst_c : unsigned (c_2_PERIODS_COUNTER_LGTH-1 downto 0);
signal s_rstin_c_reinit, s_rstin_c_is_three : std_logic;
signal s_rstin_c_is_seven, s_rstin_c_is_4txck : std_logic;
signal s_rstin_c_is_full : std_logic;
-- resets generated after a RSTIN
signal s_rstin_nfip, s_rstin_fd : std_logic;
-- FSM for var_rst
type var_rst_st_t is (VAR_RST_IDLE, VAR_RST_RSTON_ON, VAR_RST_nFIP_ON_FD_ON_RSTON_ON,
VAR_RST_nFIP_OFF_FD_ON_RSTON_ON, VAR_RST_nFIP_ON_FD_ON,
VAR_RST_nFIP_OFF_FD_ON_RSTON_OFF);
signal var_rst_st, nx_var_rst_st : var_rst_st_t;
-- var_rst counter
signal s_var_rst_c_reinit, s_var_rst_c_is_three : std_logic;
signal s_var_rst_c_is_seven, s_var_rst_c_is_4txck : std_logic;
signal s_var_rst_c_is_full : std_logic;
-- resets generated after a var_rst
signal s_var_rst_fd, s_var_rst_nfip, s_rston : std_logic;
-- info needed to define the length of the FD_RSTN
signal s_transm_period : unsigned (c_PERIODS_COUNTER_LGTH - 1 downto 0);
signal s_txck_four_periods : unsigned (c_2_PERIODS_COUNTER_LGTH-1 downto 0);
--=================================================================================================
-- architecture begin
--=================================================================================================
begin
s_transm_period <= c_BIT_RATE_UCLK_TICKS(to_integer(unsigned(rate_i)));-- # uclk ticks of a
-- transmission period
s_txck_four_periods <= resize(s_transm_period, s_txck_four_periods'length) sll 1;-- # uclk ticks
-- of 2 transm.
-- periods = 4
-- FD_TXCK periods
---------------------------------------------------------------------------------------------------
-- Input Synchronizers --
---------------------------------------------------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- RSTIN synchronization with the uclk, using a set of 3 registers.
RSTIN_uclk_Synchronizer: process (uclk_i)
begin
if rising_edge (uclk_i) then
s_rsti_synch <= s_rsti_synch (1 downto 0) & not rstin_a_i;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- RSTPON synchronization, with the wb_clk.
-- The second flip-flop is used to remove metastabilities.
PoR_wb_clk_Synchronizer: process (wb_clk_i, rstpon_a_i)
begin
if rstpon_a_i = '0' then
s_wb_por_synch <= (others => '1');
elsif rising_edge (wb_clk_i) then
s_wb_por_synch <= s_wb_por_synch(0) & '0';
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- RSTPON synchronization, with the uclk.
-- The second flip-flop is used to remove metastabilities.
PoR_uclk_Synchronizer: process (uclk_i, rstpon_a_i)
begin
if rstpon_a_i = '0' then
s_u_por_synch <= (others => '1');
elsif rising_edge (uclk_i) then
s_u_por_synch <= s_u_por_synch(0) & '0';
end if;
end process;
---------------------------------------------------------------------------------------------------
-- RSTIN --
---------------------------------------------------------------------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- RSTIN FSM: the state machine is divided in three parts (a clocked process
-- to store the current state, a combinatorial process to manage state transitions and finally a
-- combinatorial process to manage the output signals), which are the three processes that follow.
-- The FSM is following the "User Interface, General signal" RSTIN and checks whether it stays
-- active for at least 4 uclk cycles; if so, it enables the nanoFIP internal reset (s_rstin_nfip)
-- and the FIELDRIVE reset (s_rstin_fd). The nanoFIP internal reset stays active for 4 uclk cycles
-- and the FIELDRIVE for 4 FD_TXCK cycles.
-- The state machine can be reset by the Power On Reset and the variable reset.
-- Note: The same counter is used for the evaluation of the RSTIN (if it is >= 4 uclk) and for the
-- generation of the two reset signals.
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Synchronous process RSTIN_FSM_Sync: Storage of the current state of the FSM.
RSTIN_FSM_Sync: process (uclk_i)
begin
if rising_edge (uclk_i) then
if s_u_por_synch(1) = '1' or rst_nfip_and_fd_p_i = '1' or s_rstin_c_is_full = '1' then
rstin_st <= IDLE;
else
rstin_st <= nx_rstin_st;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process RSTIN_FSM_Comb_State_Transitions: definition of the state
-- transitions of the FSM.
RSTIN_FSM_Comb_State_Transitions: process (rstin_st, s_rsti_synch(2), s_rstin_c_is_three,
s_rstin_c_is_seven, s_rstin_c_is_4txck)
begin
case rstin_st is
when IDLE =>
if s_rsti_synch(2) = '1' then -- RSTIN active
nx_rstin_st <= RSTIN_EVAL;
else
nx_rstin_st <= IDLE;
end if;
when RSTIN_EVAL =>
if s_rsti_synch(2) = '0' then -- RSTIN deactivated
nx_rstin_st <= IDLE;
else
if s_rstin_c_is_three = '1' then -- counting the uclk cycles that
nx_rstin_st <= nFIP_ON_FD_ON; -- RSTIN is active
else
nx_rstin_st <= RSTIN_EVAL;
end if;
end if;
when nFIP_ON_FD_ON =>
if s_rstin_c_is_seven = '1' then -- nanoFIP internal reset and
nx_rstin_st <= nFIP_OFF_FD_ON; -- FIELDRIVE reset active for
-- 4 uclk cycles
else
nx_rstin_st <= nFIP_ON_FD_ON;
end if;
when nFIP_OFF_FD_ON =>
-- nanoFIP internal reset deactivated
if s_rstin_c_is_4txck = '1' then -- FIELDRIVE reset continues being active
nx_rstin_st <= nFIP_OFF_FD_OFF;-- until 4 FD_TXCK cycles have passed
else
nx_rstin_st <= nFIP_OFF_FD_ON;
end if;
when nFIP_OFF_FD_OFF =>
if s_rsti_synch(2) = '1' then -- RSTIN still active
nx_rstin_st <= nFIP_OFF_FD_OFF;
else
nx_rstin_st <= IDLE;
end if;
when OTHERS =>
nx_rstin_st <= IDLE;
end case;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process RSTIN_FSM_Comb_Output_Signals: definition of the output signals of
-- the FSM. The process is handling the signals for the nanoFIP internal reset (s_rstin_nfip)
-- and the FIELDRIVE reset (s_rstin_fd), as well as the inputs of the RSTIN_free_counter.
RSTIN_FSM_Comb_Output_Signals: process (rstin_st)
begin
case rstin_st is
when IDLE =>
s_rstin_c_reinit <= '1'; -- counter initialized
s_rstin_nfip <= '0';
s_rstin_fd <= '0';
when RSTIN_EVAL =>
s_rstin_c_reinit <= '0'; -- counting until 4
-- if RSTIN is active
s_rstin_nfip <= '0';
s_rstin_fd <= '0';
when nFIP_ON_FD_ON =>
s_rstin_c_reinit <= '0'; -- free counter counting 4 uclk cycles
-------------------------------------
s_rstin_fd <= '1'; -- FIELDRIVE active
s_rstin_nfip <= '1'; -- nFIP internal active
-------------------------------------
when nFIP_OFF_FD_ON =>
s_rstin_c_reinit <= '0'; -- free counter counting until 4 FD_TXCK
s_rstin_nfip <= '0';
-------------------------------------
s_rstin_fd <= '1'; -- FIELDRIVE active
-------------------------------------
when nFIP_OFF_FD_OFF =>
s_rstin_c_reinit <= '1'; -- no counting
s_rstin_nfip <= '0';
s_rstin_fd <= '0';
when OTHERS =>
s_rstin_c_reinit <= '1'; -- no counting
s_rstin_fd <= '0';
s_rstin_nfip <= '0';
end case;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of a wf_incr_counter: the counter counts from 0 to 4 FD_TXCK.
-- In case something goes wrong and the counter continues conting after the 4 FD_TXCK, the
-- s_rstin_c_is_full will be activated and the FSM will be reset.
RSTIN_free_counter: wf_incr_counter
generic map(g_counter_lgth => c_2_PERIODS_COUNTER_LGTH)
port map(
uclk_i => uclk_i,
counter_reinit_i => s_rstin_c_reinit,
counter_incr_i => '1',
----------------------------------------
counter_is_full_o => s_rstin_c_is_full,
counter_o => s_rstin_c);
----------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
s_rstin_c_is_three <= '1' when s_rstin_c = to_unsigned(3, s_rstin_c'length) else '0';
s_rstin_c_is_seven <= '1' when s_rstin_c = to_unsigned(7, s_rstin_c'length) else '0';
s_rstin_c_is_4txck <= '1' when s_rstin_c = s_txck_four_periods + 3 else '0';
-- +3 bc of the first 4 RSTIN evaluation cycles
---------------------------------------------------------------------------------------------------
-- var_rst --
---------------------------------------------------------------------------------------------------
-- Resets_after_a_var_rst FSM: the state machine is divided in three parts (a clocked process
-- to store the current state, a combinatorial process to manage state transitions and finally a
-- combinatorial process to manage the output signals), which are the three processes that follow.
-- If after the reception of a var_rst the signal assert_rston_p_i is asserted, the FSM
-- asserts the "nanoFIP user Interface General signal" RSTON for 8 uclk cycles.
-- If after the reception of a var_rst the signal rst_nfip_and_fd_p_i is asserted, the FSM
-- asserts the nanoFIP internal reset (s_var_rst_nfip) for 4 uclk cycles and the
-- "nanoFIP FIELDRIVE" output (s_var_rst_fd) for 4 FD_TXCK cycles.
-- If after the reception of a var_rst both assert_rston_p_i and rst_nfip_and_fd_p_i
-- are asserted, the FSM asserts the s_var_rst_nfip for 2 uclk cycles, the RSTON for 8
-- uclk cycles and the s_var_rst_fd for 4 FD_TXCK cycles.
-- The same counter is used for all the countings!
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Synchronous process Resets_after_a_var_rst_synch: Storage of the current state of the FSM
-- The state machine can be reset by the Power On Reset and the nanoFIP internal reset from RSTIN.
Resets_after_a_var_rst_synch: process (uclk_i)
begin
if rising_edge (uclk_i) then
if s_u_por_synch(1) = '1' or s_rstin_nfip = '1' or s_var_rst_c_is_full = '1' then
var_rst_st <= VAR_RST_IDLE;
else
var_rst_st <= nx_var_rst_st;
end if;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process Resets_after_a_var_rst_Comb_State_Transitions: definition of the
-- state transitions of the FSM.
Resets_after_a_var_rst_Comb_State_Transitions: process (var_rst_st, rst_nfip_and_fd_p_i,
assert_rston_p_i, s_var_rst_c_is_three,
s_var_rst_c_is_seven,
s_var_rst_c_is_4txck)
begin
case var_rst_st is
when VAR_RST_IDLE =>
if assert_rston_p_i = '1' and rst_nfip_and_fd_p_i = '1' then
nx_var_rst_st <= VAR_RST_nFIP_ON_FD_ON_RSTON_ON;
elsif assert_rston_p_i = '1' then
nx_var_rst_st <= VAR_RST_RSTON_ON;
elsif rst_nfip_and_fd_p_i = '1' then
nx_var_rst_st <= VAR_RST_nFIP_ON_FD_ON;
else
nx_var_rst_st <= VAR_RST_IDLE;
end if;
when VAR_RST_RSTON_ON => -- for 8 uclk cycles
if s_var_rst_c_is_seven = '1' then
nx_var_rst_st <= VAR_RST_IDLE;
else
nx_var_rst_st <= VAR_RST_RSTON_ON;
end if;
when VAR_RST_nFIP_ON_FD_ON_RSTON_ON => -- for 4 uclk cycles
if s_var_rst_c_is_three = '1' then
nx_var_rst_st <= VAR_RST_nFIP_OFF_FD_ON_RSTON_ON;
else
nx_var_rst_st <= VAR_RST_nFIP_ON_FD_ON_RSTON_ON;
end if;
when VAR_RST_nFIP_OFF_FD_ON_RSTON_ON => -- for 4 more uclk cycles
if s_var_rst_c_is_seven = '1' then
nx_var_rst_st <= VAR_RST_nFIP_OFF_FD_ON_RSTON_OFF;
else
nx_var_rst_st <= VAR_RST_nFIP_OFF_FD_ON_RSTON_ON;
end if;
when VAR_RST_nFIP_ON_FD_ON => -- for 4 uclk cycles
if s_var_rst_c_is_three = '1' then
nx_var_rst_st <= VAR_RST_nFIP_OFF_FD_ON_RSTON_OFF;
else
nx_var_rst_st <= VAR_RST_nFIP_ON_FD_ON;
end if;
when VAR_RST_nFIP_OFF_FD_ON_RSTON_OFF => -- until 4 TXCK
if s_var_rst_c_is_4txck = '1' then
nx_var_rst_st <= VAR_RST_IDLE;
else
nx_var_rst_st <= VAR_RST_nFIP_OFF_FD_ON_RSTON_OFF;
end if;
when OTHERS =>
nx_var_rst_st <= VAR_RST_IDLE;
end case;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Combinatorial process RSTIN_FSM_Comb_Output_Signals: definition of the output signals of
-- the FSM. The process is managing the signals for the nanoFIP internal reset and the FIELDRIVE
-- reset, as well as the arguments of the counter.
rst_var_FSM_Comb_Output_Signals: process (var_rst_st)
begin
case var_rst_st is
when VAR_RST_IDLE =>
s_var_rst_c_reinit <= '1'; -- counter initialized
s_rston <= '1';
s_var_rst_nfip <= '0';
s_var_rst_fd <= '0';
when VAR_RST_RSTON_ON =>
s_var_rst_c_reinit <= '0'; -- counting 8 uclk cycles
-------------------------------------
s_rston <= '0'; -- RSTON active
-------------------------------------
s_var_rst_nfip <= '0';
s_var_rst_fd <= '0';
when VAR_RST_nFIP_ON_FD_ON_RSTON_ON =>
s_var_rst_c_reinit <= '0'; -- counting 4 uclk cycles
-------------------------------------
s_rston <= '0'; -- RSTON active
s_var_rst_nfip <= '1'; -- nFIP internal active
s_var_rst_fd <= '1'; -- FIELDRIVE active
-------------------------------------
when VAR_RST_nFIP_OFF_FD_ON_RSTON_ON =>
s_var_rst_c_reinit <= '0'; -- counting 4 uclk cycles
s_var_rst_nfip <= '0';
-------------------------------------
s_rston <= '0'; -- RSTON active
s_var_rst_fd <= '1'; -- FIELDRIVE active
-------------------------------------
when VAR_RST_nFIP_ON_FD_ON =>
s_var_rst_c_reinit <= '0'; -- counting 4 uclk cycles
s_rston <= '1';
-------------------------------------
s_var_rst_nfip <= '1'; -- nFIP internal active
s_var_rst_fd <= '1'; -- FIELDRIVE active
-------------------------------------
when VAR_RST_nFIP_OFF_FD_ON_RSTON_OFF =>
s_var_rst_c_reinit <= '0'; -- counting until 4 FD_TXCK cycles
s_rston <= '1';
s_var_rst_nfip <= '0';
-------------------------------------
s_var_rst_fd <= '1'; -- FIELDRIVE active
-------------------------------------
when OTHERS =>
s_var_rst_c_reinit <= '1'; -- no counting
s_rston <= '1';
s_var_rst_nfip <= '0';
s_var_rst_fd <= '0';
end case;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Instantiation of a wf_incr_counter:
-- the counter counts from 0 to 8, if only assert_RSTON_p has been activated, or
-- from 0 to 4 * FD_TXCK, if rst_nfip_and_fd_p_i has been activated.
-- In case something goes wrong and the counter continues conting after the 4 FD_TXCK, the
-- s_var_rst_c_is_full will be activated and the FSM will be reset.
free_counter: wf_incr_counter
generic map(g_counter_lgth => c_2_PERIODS_COUNTER_LGTH)
port map(
uclk_i => uclk_i,
counter_reinit_i => s_var_rst_c_reinit,
counter_incr_i => '1',
----------------------------------------
counter_is_full_o => s_var_rst_c_is_full,
counter_o => s_var_rst_c);
----------------------------------------
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
s_var_rst_c_is_seven <= '1' when s_var_rst_c = to_unsigned(7, s_var_rst_c'length) else '0';
s_var_rst_c_is_three <= '1' when s_var_rst_c = to_unsigned(3, s_var_rst_c'length) else '0';
s_var_rst_c_is_4txck <= '1' when s_var_rst_c = s_txck_four_periods -1 else '0';
---------------------------------------------------------------------------------------------------
-- Output Signals --
---------------------------------------------------------------------------------------------------
wb_rst_o <= rst_i or s_wb_por_synch(1);
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
nfip_rst_o <= s_rstin_nfip or s_var_rst_nfip or s_u_por_synch(1);
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- Flip-flop with asynchronous reset to be sure that whenever nanoFIP is reset the user is not
RSTON_Buffering: process (uclk_i, s_u_por_synch(1), s_rstin_nfip, s_var_rst_nfip)
begin
if s_rstin_nfip = '1' or s_var_rst_nfip = '1' or s_u_por_synch(1) = '1' then
rston_o <= '1';
elsif rising_edge (uclk_i) then
rston_o <= s_rston;
end if;
end process;
-- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- --
-- FIELDRIVE reset
FD_RST_Buffering: process (uclk_i)
begin
if rising_edge (uclk_i) then
fd_rstn_o <= not (s_rstin_fd or s_var_rst_fd or s_u_por_synch(1));
end if;
end process;
end architecture rtl;
--=================================================================================================
-- architecture end
--=================================================================================================
---------------------------------------------------------------------------------------------------
-- E N D O F F I L E
--------------------------------------------------------------------------------------------------- | mit | 370e3a728439d660437ac0ddef78786e | 0.33687 | 4.789859 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs_no_fmul_area_estimation.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 0;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 8;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 1;
constant UITOFP_IMPLEMENT : integer := 1;
constant FSLT_IMPLEMENT : integer := 1;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 2;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 4245c0a220d4c64585eb8f2763fe9a05 | 0.567707 | 3.729005 | false | false | false | false |
preusser/q27 | src/vhdl/PoC/uart/uart_rx.vhdl | 3 | 3,702 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
--
-- ===========================================================================
--
-- Authors: Thomas B. Preusser
--
-- Module: uart_rx
--
-- Description: UART (RS232) Receiver: 1 Start + 8 Data + 1 Stop
-- ------------
--
-- License:
-- ===========================================================================
-- Copyright 2008-2015 Technische Universitaet Dresden - Germany
-- Chair for VLSI-Design, Diagnostics and Architecture
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-- ===========================================================================
library IEEE;
use IEEE.std_logic_1164.all;
entity uart_rx is
generic (
SYNC_DEPTH : natural := 2 -- use zero for already clock-synchronous rx
);
port (
-- Global Control
clk : in std_logic;
rst : in std_logic;
-- Bit Clock and RX Line
bclk_x8 : in std_logic; -- bit clock, eight strobes per bit length
rx : in std_logic;
-- Byte Stream Output
do : out std_logic_vector(7 downto 0);
stb : out std_logic
);
end uart_rx;
library IEEE;
use IEEE.numeric_std.all;
architecture rtl of uart_rx is
-- RX Synchronization
signal rxs : std_logic_vector(0 to SYNC_DEPTH) := (0 => 'Z', others => '1');
-- Buf Cnt Vld
-- Idle "---------0" X 0
-- Start "0111111111" 5->16 0 -- 1.5 bit length after start of start bit
-- Recv "dcba011111" 9->16 0 -- shifting left to right (LSB first)
-- Done "1hgfedcba0" X 1 -- Output Strobe
-- Data Buffer
signal Buf : std_logic_vector(9 downto 0) := (0 => '0', others => '-');
-- Bit Clock Counter: 8 ticks per bit
signal Cnt : unsigned(4 downto 0) := (others => '-');
-- Output Strobe
signal Vld : std_logic := '0';
begin
-- RX Synchronization, Synchronized Signal on rxs(SYNC_DEPTH)
rxs(0) <= rx;
genSyncFF: if SYNC_DEPTH > 0 generate
process(clk)
begin
if rising_edge(clk) then
if rst = '1' then
rxs(1 to SYNC_DEPTH) <= (others => '1');
else
rxs(1 to SYNC_DEPTH) <= rxs(0 to SYNC_DEPTH-1);
end if;
end if;
end process;
end generate genSyncFF;
-- Reception State
process(clk)
begin
if rising_edge(clk) then
Vld <= '0';
if rst = '1' then
Buf <= (0 => '0', others => '-');
Cnt <= (others => '-');
else
if Buf(0) = '0' then
-- Idle
if rxs(SYNC_DEPTH) = '0' then
-- Start Bit -> Receive Byte
Buf <= (Buf'left => '0', others => '1');
Cnt <= to_unsigned(5, Cnt'length);
else
Buf <= (0 => '0', others => '-');
Cnt <= (others => '-');
end if;
elsif bclk_x8 = '1' then
if Cnt(Cnt'left) = '1' then
Buf <= rxs(SYNC_DEPTH) & Buf(Buf'left downto 1);
Vld <= rxs(SYNC_DEPTH) and not Buf(1);
end if;
Cnt <= Cnt + (Cnt(4) & Cnt(4) & "001");
end if;
end if;
end if;
end process;
-- Outputs
do <= Buf(8 downto 1);
stb <= Vld;
end rtl;
| agpl-3.0 | 8369197e6429d95455debd1b5906d5fd | 0.540249 | 3.512334 | false | false | false | false |
preusser/q27 | src/vhdl/PoC/ocram/ocram_sdp.vhdl | 2 | 5,084 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
--
-- ============================================================================
-- Authors: Martin Zabel
-- Thomas B. Preusser
-- Patrick Lehmann
--
-- Module: Simple dual-port memory.
--
-- Description:
-- ------------------------------------
-- Inferring / instantiating simple dual-port memory, with:
-- * dual clock, clock enable,
-- * 1 read port plus 1 write port.
--
-- The generalized behavior across Altera and Xilinx FPGAs since
-- Stratix/Cyclone and Spartan-3/Virtex-5, respectively, is as follows:
--
-- The Altera M512/M4K TriMatrix memory (as found e.g. in Stratix and
-- Stratix II FPGAs) defines the minimum time after which the written data at
-- the write port can be read-out at read port again. As stated in the Stratix
-- Handbook, Volume 2, page 2-13, data is actually written with the falling
-- (instead of the rising) edge of the clock into the memory array. The write
-- itself takes the write-cycle time which is less or equal to the minimum
-- clock-period time. After this, the data can be read-out at the other port.
-- Consequently, data "d" written at the rising-edge of "wclk" at address
-- "wa" can be read-out at the read port from the same address with the
-- 2nd rising-edge of "rclk" following the falling-edge of "wclk".
-- If the rising-edge of "rclk" coincides with the falling-edge of "wclk"
-- (e.g. same clock signal), then it is counted as the 1st rising-edge of
-- "rclk" in this timing.
--
-- WARNING: The simulated behavior on RT-level is not correct.
--
-- TODO: add timing diagram
-- TODO: implement correct behavior for RT-level simulation
--
-- License:
-- ============================================================================
-- Copyright 2008-2015 Technische Universitaet Dresden - Germany
-- Chair for VLSI-Design, Diagnostics and Architecture
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-- ============================================================================
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity ocram_sdp is
generic (
A_BITS : positive;
D_BITS : positive
);
port (
rclk : in std_logic; -- read clock
rce : in std_logic; -- read clock-enable
wclk : in std_logic; -- write clock
wce : in std_logic; -- write clock-enable
we : in std_logic; -- write enable
ra : in unsigned(A_BITS-1 downto 0); -- read address
wa : in unsigned(A_BITS-1 downto 0); -- write address
d : in std_logic_vector(D_BITS-1 downto 0); -- data in
q : out std_logic_vector(D_BITS-1 downto 0)); -- data out
end entity;
library PoC;
use PoC.config.all;
architecture rtl of ocram_sdp is
attribute ramstyle : string;
constant DEPTH : positive := 2**A_BITS;
begin
gInfer: if VENDOR = VENDOR_XILINX or VENDOR = VENDOR_ALTERA generate
-- RAM can be inferred correctly
-- Xilinx notes:
-- WRITE_MODE is set to WRITE_FIRST, but this also means that read data
-- is unknown on the opposite port. (As expected.)
-- Altera notes:
-- Setting attribute "ramstyle" to "no_rw_check" suppresses generation of
-- bypass logic, when 'clk1'='clk2' and 'ra' is feed from a register.
-- This is the expected behaviour.
-- With two different clocks, synthesis complains about an undefined
-- read-write behaviour, that can be ignored.
subtype word_t is std_logic_vector(D_BITS - 1 downto 0);
type ram_t is array(0 to DEPTH - 1) of word_t;
signal ram : ram_t;
attribute ramstyle of ram : signal is "no_rw_check";
begin
process (wclk)
begin
if rising_edge(wclk) then
if (wce and we) = '1' then
ram(to_integer(wa)) <= d;
end if;
end if;
end process;
process (rclk)
begin
if rising_edge(rclk) then
-- read data doesn't care, when reading at write address
if rce = '1' then
--synthesis translate_off
if Is_X(std_logic_vector(ra)) then
q <= (others => 'X');
else
--synthesis translate_on
q <= ram(to_integer(ra));
--synthesis translate_off
end if;
--synthesis translate_on
end if;
end if;
end process;
end generate gInfer;
assert VENDOR = VENDOR_XILINX or VENDOR = VENDOR_ALTERA
report "Device not yet supported."
severity failure;
end rtl;
| agpl-3.0 | fd8273abd0867a73f88a63b679ca772b | 0.626082 | 3.652299 | false | false | false | false |
malkadi/FGPU | RTL/CU.vhd | 1 | 10,854 | -- libraries -------------------------------------------------------------------------------------------{{{
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library work;
use work.all;
use work.FGPU_definitions.all;
---------------------------------------------------------------------------------------------------------}}}
entity compute_unit is
-- ports {{{
port(
clk : in std_logic;
cram_rdAddr : out unsigned(CRAM_ADDR_W-1 downto 0) := (others=>'0');
cram_rdAddr_conf : in unsigned(CRAM_ADDR_W-1 downto 0) := (others=>'0');
cram_rdData : in std_logic_vector(DATA_W-1 downto 0);
cram_rqst : out std_logic := '0';
start_addr : in unsigned(CRAM_ADDR_W-1 downto 0) := (others=>'0');
sch_rqst_n_wfs_m1 : in unsigned(N_WF_CU_W-1 downto 0);
wg_info : in unsigned(DATA_W-1 downto 0);
sch_rqst : in std_logic;
wf_active : out std_logic_vector(N_WF_CU-1 downto 0) := (others => '0'); -- active WFs in the CU
sch_ack : out std_logic := '0';
start_CUs : in std_logic := '0';
WGsDispatched : in std_logic := '0';
rtm_wrAddr_wg : in unsigned(RTM_ADDR_W-1 downto 0) := (others => '0');
rtm_wrData_wg : in unsigned(RTM_DATA_W-1 downto 0) := (others => '0');
rtm_we_wg : in std_logic := '0';
rdData_alu_en : in std_logic_vector(CV_SIZE-1 downto 0) := (others=>'0');
rdAddr_alu_en : out unsigned(N_WF_CU_W+PHASE_W-1 downto 0) := (others=>'0');
cache_rdData : in std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0) := (others=>'0');
cache_rdAck : in std_logic := '0';
cache_rdAddr : in unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0) := (others=>'0');
atomic_rdData : in std_logic_vector(DATA_W-1 downto 0) := (others=>'0');
atomic_rdData_v : in std_logic := '0';
atomic_sgntr : in std_logic_vector(N_CU_STATIONS_W-1 downto 0) := (others=>'0');
gmem_wrData : out std_logic_vector(DATA_W-1 downto 0) := (others=>'0');
gmem_valid : out std_logic := '0';
gmem_we : out std_logic_vector(DATA_W/8-1 downto 0) := (others=>'0');
gmem_rnw : out std_logic := '0';
gmem_atomic : out std_logic := '0';
gmem_atomic_sgntr : out std_logic_vector(N_CU_STATIONS_W-1 downto 0) := (others=>'0');
gmem_rqst_addr : out unsigned(GMEM_WORD_ADDR_W-1 downto 0) := (others=>'0');
gmem_ready : in std_logic := '0';
gmem_cntrl_idle : out std_logic := '0';
nrst : in std_logic
);
-- ports }}}
end compute_unit;
architecture Behavioral of compute_unit is
-- signals definitions {{{
signal nrst_scheduler : std_logic := '0';
signal nrst_mem_cntrl : std_logic := '0';
signal nrst_rtm : std_logic := '0';
signal rtm_wrAddr_cv : unsigned(N_WF_CU_W+2-1 downto 0) := (others => '0');
signal rtm_wrData_cv : unsigned(DATA_W-1 downto 0) := (others => '0');
signal rtm_we_cv : std_logic := '0';
signal rtm_rdAddr : unsigned(RTM_ADDR_W-1 downto 0) := (others => '0');
signal rtm_rdData : unsigned(RTM_DATA_W-1 downto 0) := (others => '0');
signal instr, instr_out : std_logic_vector(DATA_W-1 downto 0) := (others => '0');
signal wf_indx_in_wg, wf_indx : natural range 0 to N_WF_CU-1;
signal wf_indx_in_wg_out, wf_indx_out : natural range 0 to N_WF_CU-1;
signal phase, phase_out : unsigned(PHASE_W-1 downto 0) := (others=>'0');
signal alu_branch : std_logic_vector(CV_SIZE-1 downto 0) := (others=>'0');
signal wf_is_branching : std_logic_vector(N_WF_CU-1 downto 0) := (others=>'0');
signal alu_en_divStack : std_logic_vector(CV_SIZE-1 downto 0) := (others=>'0');
signal cv_gmem_re, cv_gmem_we : std_logic := '0';
signal cv_gmem_atomic : std_logic := '0';
signal cv_mem_wrData : SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
signal cv_op_type : std_logic_vector(2 downto 0) := (others=>'0');
signal cv_lmem_rqst, cv_lmem_we : std_logic := '0';
signal cv_mem_addr : GMEM_ADDR_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
signal alu_en, alu_en_d0 : std_logic_vector(CV_SIZE-1 downto 0) := (others=>'0');
signal alu_en_pri_enc : integer range 0 to CV_SIZE-1 := 0;
signal cv_mem_rd_addr : unsigned(REG_FILE_W-1 downto 0) := (others=>'0');
signal regFile_wrAddr : unsigned(REG_FILE_W-1 downto 0) := (others=>'0');
signal regFile_wrData : SLV32_ARRAY(CV_SIZE-1 downto 0) := (others=>(others=>'0'));
signal regFile_we : std_logic_vector(CV_SIZE-1 downto 0) := (others=>'0');
signal regFile_we_lmem_p0 : std_logic := '0';
signal gmem_finish : std_logic_vector(N_WF_CU-1 downto 0) := (others=>'0');
attribute max_fanout of phase : signal is 10;
attribute max_fanout of wf_indx : signal is 10;
-- }}}
begin
-- RTM -------------------------------------------------------------------------------------- {{{
RTM_inst: entity RTM port map(
clk => clk,
rtm_rdAddr => rtm_rdAddr,
rtm_rdData => rtm_rdData,
rtm_wrData_cv => rtm_wrData_cv,
rtm_wrAddr_cv => rtm_wrAddr_cv,
rtm_we_cv => rtm_we_cv,
rtm_wrAddr_wg => rtm_wrAddr_wg,
rtm_wrData_wg => rtm_wrData_wg,
rtm_we_wg => rtm_we_wg,
WGsDispatched => WGsDispatched,
start_CUs => start_CUs,
nrst => nrst_rtm
);
------------------------------------------------------------------------------------------------}}}
-- CU WF Scheduler -----------------------------------------------------------------------------------{{{
CUS_inst: entity CU_scheduler
port map(
clk => clk,
wf_active => wf_active,
sch_ack => sch_ack,
sch_rqst => sch_rqst,
sch_rqst_n_wfs_m1 => sch_rqst_n_wfs_m1,
nrst => nrst_scheduler,
cram_rdAddr => cram_rdAddr,
cram_rdData => cram_rdData,
cram_rqst => cram_rqst,
cram_rdAddr_conf => cram_rdAddr_conf,
start_addr => start_addr,
wg_info => wg_info,
rtm_wrAddr_cv => rtm_wrAddr_cv,
rtm_wrData_cv => rtm_wrData_cv,
rtm_we_cv => rtm_we_cv,
alu_branch => alu_branch, -- level 10
wf_is_branching => wf_is_branching, -- level 10
alu_en => alu_en_d0, -- level 10
gmem_finish => gmem_finish,
instr => instr_out,
wf_indx_in_wg => wf_indx_in_wg_out,
wf_indx_in_CU => wf_indx_out,
alu_en_divStack => alu_en_divStack,
phase => phase_out
);
instr_slice_true: if INSTR_READ_SLICE generate
process(clk)
begin
if rising_edge(clk) then
nrst_scheduler <= nrst;
nrst_mem_cntrl <= nrst;
nrst_rtm <= nrst;
instr <= instr_out;
wf_indx_in_wg <= wf_indx_in_wg_out;
wf_indx <= wf_indx_out;
phase <= phase_out;
alu_en_d0 <= alu_en;
end if;
end process;
end generate;
instr_slice_false: if not INSTR_READ_SLICE generate
instr <= instr_out;
wf_indx_in_wg <= wf_indx_in_wg_out;
wf_indx <= wf_indx_out;
phase <= phase_out;
end generate;
------------------------------------------------------------------------------------------------}}}
-- CV --------------------------------------------------------------------------------------{{{
CV_inst: entity CV port map(
clk => clk,
instr => instr,
rdData_alu_en => rdData_alu_en,
rdAddr_alu_en => rdAddr_alu_en,
rtm_rdAddr => rtm_rdAddr, -- level 13.
rtm_rdData => rtm_rdData, -- level 15.
wf_indx => wf_indx,
wf_indx_in_wg => wf_indx_in_wg,
phase => phase,
alu_en => alu_en,
alu_en_pri_enc => alu_en_pri_enc,
alu_en_divStack => alu_en_divStack,
-- branch
alu_branch => alu_branch,
wf_is_branching => wf_is_branching,
gmem_re => cv_gmem_re,
gmem_atomic => cv_gmem_atomic,
gmem_we => cv_gmem_we,
mem_op_type => cv_op_type,
mem_addr => cv_mem_addr,
mem_rd_addr => cv_mem_rd_addr,
mem_wrData => cv_mem_wrData,
lmem_rqst => cv_lmem_rqst,
lmem_we => cv_lmem_we,
mem_regFile_wrAddr => regFile_wrAddr,
mem_regFile_wrData => regFile_wrData,
lmem_regFile_we_p0 => regFile_we_lmem_p0,
mem_regFile_we => regFile_we
);
------------------------------------------------------------------------------------------------}}}
-- CU mem controller -----------------------------------------------------------------{{{
CU_mem_cntrl_inst: entity CU_mem_cntrl
port map(
clk => clk,
cache_rdData => cache_rdData,
cache_rdAddr => cache_rdAddr,
cache_rdAck => cache_rdAck,
atomic_rdData => atomic_rdData,
atomic_rdData_v => atomic_rdData_v,
atomic_sgntr => atomic_sgntr,
cv_wrData => cv_mem_wrData,
cv_addr => cv_mem_addr,
cv_gmem_we => cv_gmem_we,
cv_gmem_re => cv_gmem_re,
cv_gmem_atomic => cv_gmem_atomic,
cv_lmem_rqst => cv_lmem_rqst,
cv_lmem_we => cv_lmem_we,
cv_op_type => cv_op_type,
cv_alu_en => alu_en,
cv_alu_en_pri_enc => alu_en_pri_enc,
cv_rd_addr => cv_mem_rd_addr,
gmem_wrData => gmem_wrData,
gmem_valid => gmem_valid,
gmem_ready => gmem_ready,
gmem_we => gmem_we,
gmem_atomic => gmem_atomic,
gmem_atomic_sgntr => gmem_atomic_sgntr,
gmem_rnw => gmem_rnw,
gmem_rqst_addr => gmem_rqst_addr,
regFile_wrAddr => regFile_wrAddr,
regFile_wrData => regFile_wrData,
regFile_we => regFile_we,
regFile_we_lmem_p0 => regFile_we_lmem_p0,
wf_finish => gmem_finish,
cntrl_idle => gmem_cntrl_idle,
nrst => nrst_mem_cntrl
);
------------------------------------------------------------------------------------------------}}}
end Behavioral;
| gpl-3.0 | 00f751a1729b535b0495eef1d83bb5be | 0.467662 | 3.577456 | false | false | false | false |
preusser/q27 | src/vhdl/queens/unframe.vhdl | 1 | 6,302 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
-------------------------------------------------------------------------------
-- This file is part of the Queens@TUD solver suite
-- for enumerating and counting the solutions of an N-Queens Puzzle.
--
-- Copyright (C) 2008-2015
-- Thomas B. Preusser <[email protected]>
-------------------------------------------------------------------------------
-- This design is free software: you can redistribute it and/or modify
-- it under the terms of the GNU Affero General Public License as published
-- by the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
--
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU Affero General Public License for more details.
--
-- You should have received a copy of the GNU Affero General Public License
-- along with this design. If not, see <http://www.gnu.org/licenses/>.
-------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
entity unframe is
generic (
SENTINEL : std_logic_vector(7 downto 0); -- Start Byte
PAY_LEN : positive
);
port (
clk : in std_logic;
rst : in std_logic;
rx_dat : in std_logic_vector(7 downto 0);
rx_vld : in std_logic;
rx_got : out std_logic;
odat : out std_logic_vector(7 downto 0);
oeof : out std_logic;
oful : in std_logic;
oput : out std_logic;
ocommit : out std_logic;
orollback : out std_logic
);
end unframe;
library IEEE;
use IEEE.numeric_std.all;
library PoC;
use PoC.utils.all;
architecture rtl of unframe is
-- CRC Table for 0x1D5 (CRC-8)
type tFCS is array(0 to 255) of std_logic_vector(7 downto 0);
constant FCS : tFCS := (
x"00", x"D5", x"7F", x"AA", x"FE", x"2B", x"81", x"54",
x"29", x"FC", x"56", x"83", x"D7", x"02", x"A8", x"7D",
x"52", x"87", x"2D", x"F8", x"AC", x"79", x"D3", x"06",
x"7B", x"AE", x"04", x"D1", x"85", x"50", x"FA", x"2F",
x"A4", x"71", x"DB", x"0E", x"5A", x"8F", x"25", x"F0",
x"8D", x"58", x"F2", x"27", x"73", x"A6", x"0C", x"D9",
x"F6", x"23", x"89", x"5C", x"08", x"DD", x"77", x"A2",
x"DF", x"0A", x"A0", x"75", x"21", x"F4", x"5E", x"8B",
x"9D", x"48", x"E2", x"37", x"63", x"B6", x"1C", x"C9",
x"B4", x"61", x"CB", x"1E", x"4A", x"9F", x"35", x"E0",
x"CF", x"1A", x"B0", x"65", x"31", x"E4", x"4E", x"9B",
x"E6", x"33", x"99", x"4C", x"18", x"CD", x"67", x"B2",
x"39", x"EC", x"46", x"93", x"C7", x"12", x"B8", x"6D",
x"10", x"C5", x"6F", x"BA", x"EE", x"3B", x"91", x"44",
x"6B", x"BE", x"14", x"C1", x"95", x"40", x"EA", x"3F",
x"42", x"97", x"3D", x"E8", x"BC", x"69", x"C3", x"16",
x"EF", x"3A", x"90", x"45", x"11", x"C4", x"6E", x"BB",
x"C6", x"13", x"B9", x"6C", x"38", x"ED", x"47", x"92",
x"BD", x"68", x"C2", x"17", x"43", x"96", x"3C", x"E9",
x"94", x"41", x"EB", x"3E", x"6A", x"BF", x"15", x"C0",
x"4B", x"9E", x"34", x"E1", x"B5", x"60", x"CA", x"1F",
x"62", x"B7", x"1D", x"C8", x"9C", x"49", x"E3", x"36",
x"19", x"CC", x"66", x"B3", x"E7", x"32", x"98", x"4D",
x"30", x"E5", x"4F", x"9A", x"CE", x"1B", x"B1", x"64",
x"72", x"A7", x"0D", x"D8", x"8C", x"59", x"F3", x"26",
x"5B", x"8E", x"24", x"F1", x"A5", x"70", x"DA", x"0F",
x"20", x"F5", x"5F", x"8A", x"DE", x"0B", x"A1", x"74",
x"09", x"DC", x"76", x"A3", x"F7", x"22", x"88", x"5D",
x"D6", x"03", x"A9", x"7C", x"28", x"FD", x"57", x"82",
x"FF", x"2A", x"80", x"55", x"01", x"D4", x"7E", x"AB",
x"84", x"51", x"FB", x"2E", x"7A", x"AF", x"05", x"D0",
x"AD", x"78", x"D2", x"07", x"53", x"86", x"2C", x"F9"
);
-- State Machine
type tState is (Idle, Load, CheckCRC);
signal State : tState := Idle;
signal NextState : tState;
signal CRC : std_logic_vector(7 downto 0) := (others => '-');
signal Start : std_logic;
signal Append : std_logic;
signal Last : std_logic;
signal CRC_next : std_logic_vector(7 downto 0);
begin
-- State
CRC_next <= FCS(to_integer(unsigned(CRC xor rx_dat)));
process(clk)
begin
if rising_edge(clk) then
if rst = '1' then
State <= Idle;
CRC <= (others => '-');
else
State <= NextState;
if Start = '1' then
CRC <= FCS(255);
elsif Append = '1' then
CRC <= CRC_next;
end if;
end if;
end if;
end process;
process(State, rx_vld, rx_dat, oful, Last, CRC)
begin
NextState <= State;
Start <= '0';
Append <= '0';
odat <= (others => '-');
oeof <= Last;
oput <= '0';
ocommit <= '0';
orollback <= '0';
rx_got <= '0';
if rx_vld = '1' then
case State is
when Idle =>
rx_got <= '1';
if rx_dat = SENTINEL then
Start <= '1';
NextState <= Load;
end if;
when Load =>
if oful = '0' then
odat <= rx_dat;
oput <= '1';
rx_got <= '1';
Append <= '1';
if Last = '1' then
NextState <= CheckCRC;
end if;
end if;
when CheckCRC =>
rx_got <= '1';
if rx_dat = CRC then
ocommit <= '1';
else
orollback <= '1';
end if;
NextState <= Idle;
end case;
end if;
end process;
-- Payload Counter
genPayEq1: if PAY_LEN = 1 generate
Last <= '1';
end generate genPayEq1;
genPayGt1: if PAY_LEN > 1 generate
signal Cnt : unsigned(log2ceil(PAY_LEN-1) downto 0) := (others => '-');
begin
process(clk)
begin
if rising_edge(clk) then
if rst = '1' then
Cnt <= (others => '-');
else
if Start = '1' then
Cnt <= to_unsigned(PAY_LEN-2, Cnt'length);
elsif Append = '1' then
Cnt <= Cnt - 1;
end if;
end if;
end if;
end process;
Last <= Cnt(Cnt'left);
end generate genPayGt1;
end rtl;
| agpl-3.0 | d020645bb3c55768c3a13e38fc4554ba | 0.494446 | 2.71404 | false | false | false | false |
malkadi/FGPU | RTL/floating_point/fdiv.vhd | 1 | 10,489 | -- (c) Copyright 1995-2016 Xilinx, Inc. All rights reserved.
--
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
--
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
--
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
--
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
--
-- DO NOT MODIFY THIS FILE.
-- IP VLNV: xilinx.com:ip:floating_point:7.1
-- IP Revision: 2
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;
LIBRARY floating_point_v7_1_2;
USE floating_point_v7_1_2.floating_point_v7_1_2;
ENTITY fdiv IS
PORT (
aclk : IN STD_LOGIC;
s_axis_a_tvalid : IN STD_LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_b_tvalid : IN STD_LOGIC;
s_axis_b_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axis_result_tvalid : OUT STD_LOGIC;
m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
);
END fdiv;
ARCHITECTURE fdiv_arch OF fdiv IS
ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
ATTRIBUTE DowngradeIPIdentifiedWarnings OF fdiv_arch: ARCHITECTURE IS "yes";
COMPONENT floating_point_v7_1_2 IS
GENERIC (
C_XDEVICEFAMILY : STRING;
C_HAS_ADD : INTEGER;
C_HAS_SUBTRACT : INTEGER;
C_HAS_MULTIPLY : INTEGER;
C_HAS_DIVIDE : INTEGER;
C_HAS_SQRT : INTEGER;
C_HAS_COMPARE : INTEGER;
C_HAS_FIX_TO_FLT : INTEGER;
C_HAS_FLT_TO_FIX : INTEGER;
C_HAS_FLT_TO_FLT : INTEGER;
C_HAS_RECIP : INTEGER;
C_HAS_RECIP_SQRT : INTEGER;
C_HAS_ABSOLUTE : INTEGER;
C_HAS_LOGARITHM : INTEGER;
C_HAS_EXPONENTIAL : INTEGER;
C_HAS_FMA : INTEGER;
C_HAS_FMS : INTEGER;
C_HAS_ACCUMULATOR_A : INTEGER;
C_HAS_ACCUMULATOR_S : INTEGER;
C_A_WIDTH : INTEGER;
C_A_FRACTION_WIDTH : INTEGER;
C_B_WIDTH : INTEGER;
C_B_FRACTION_WIDTH : INTEGER;
C_C_WIDTH : INTEGER;
C_C_FRACTION_WIDTH : INTEGER;
C_RESULT_WIDTH : INTEGER;
C_RESULT_FRACTION_WIDTH : INTEGER;
C_COMPARE_OPERATION : INTEGER;
C_LATENCY : INTEGER;
C_OPTIMIZATION : INTEGER;
C_MULT_USAGE : INTEGER;
C_BRAM_USAGE : INTEGER;
C_RATE : INTEGER;
C_ACCUM_INPUT_MSB : INTEGER;
C_ACCUM_MSB : INTEGER;
C_ACCUM_LSB : INTEGER;
C_HAS_UNDERFLOW : INTEGER;
C_HAS_OVERFLOW : INTEGER;
C_HAS_INVALID_OP : INTEGER;
C_HAS_DIVIDE_BY_ZERO : INTEGER;
C_HAS_ACCUM_OVERFLOW : INTEGER;
C_HAS_ACCUM_INPUT_OVERFLOW : INTEGER;
C_HAS_ACLKEN : INTEGER;
C_HAS_ARESETN : INTEGER;
C_THROTTLE_SCHEME : INTEGER;
C_HAS_A_TUSER : INTEGER;
C_HAS_A_TLAST : INTEGER;
C_HAS_B : INTEGER;
C_HAS_B_TUSER : INTEGER;
C_HAS_B_TLAST : INTEGER;
C_HAS_C : INTEGER;
C_HAS_C_TUSER : INTEGER;
C_HAS_C_TLAST : INTEGER;
C_HAS_OPERATION : INTEGER;
C_HAS_OPERATION_TUSER : INTEGER;
C_HAS_OPERATION_TLAST : INTEGER;
C_HAS_RESULT_TUSER : INTEGER;
C_HAS_RESULT_TLAST : INTEGER;
C_TLAST_RESOLUTION : INTEGER;
C_A_TDATA_WIDTH : INTEGER;
C_A_TUSER_WIDTH : INTEGER;
C_B_TDATA_WIDTH : INTEGER;
C_B_TUSER_WIDTH : INTEGER;
C_C_TDATA_WIDTH : INTEGER;
C_C_TUSER_WIDTH : INTEGER;
C_OPERATION_TDATA_WIDTH : INTEGER;
C_OPERATION_TUSER_WIDTH : INTEGER;
C_RESULT_TDATA_WIDTH : INTEGER;
C_RESULT_TUSER_WIDTH : INTEGER;
C_FIXED_DATA_UNSIGNED : INTEGER
);
PORT (
aclk : IN STD_LOGIC;
aclken : IN STD_LOGIC;
aresetn : IN STD_LOGIC;
s_axis_a_tvalid : IN STD_LOGIC;
s_axis_a_tready : OUT STD_LOGIC;
s_axis_a_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_a_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_a_tlast : IN STD_LOGIC;
s_axis_b_tvalid : IN STD_LOGIC;
s_axis_b_tready : OUT STD_LOGIC;
s_axis_b_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_b_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_b_tlast : IN STD_LOGIC;
s_axis_c_tvalid : IN STD_LOGIC;
s_axis_c_tready : OUT STD_LOGIC;
s_axis_c_tdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
s_axis_c_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_c_tlast : IN STD_LOGIC;
s_axis_operation_tvalid : IN STD_LOGIC;
s_axis_operation_tready : OUT STD_LOGIC;
s_axis_operation_tdata : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
s_axis_operation_tuser : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
s_axis_operation_tlast : IN STD_LOGIC;
m_axis_result_tvalid : OUT STD_LOGIC;
m_axis_result_tready : IN STD_LOGIC;
m_axis_result_tdata : OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
m_axis_result_tuser : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
m_axis_result_tlast : OUT STD_LOGIC
);
END COMPONENT floating_point_v7_1_2;
ATTRIBUTE X_INTERFACE_INFO : STRING;
ATTRIBUTE X_INTERFACE_INFO OF aclk: SIGNAL IS "xilinx.com:signal:clock:1.0 aclk_intf CLK";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_a_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_a_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_b_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_B TVALID";
ATTRIBUTE X_INTERFACE_INFO OF s_axis_b_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 S_AXIS_B TDATA";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_result_tvalid: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TVALID";
ATTRIBUTE X_INTERFACE_INFO OF m_axis_result_tdata: SIGNAL IS "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TDATA";
BEGIN
U0 : floating_point_v7_1_2
GENERIC MAP (
C_XDEVICEFAMILY => "zynq",
C_HAS_ADD => 0,
C_HAS_SUBTRACT => 0,
C_HAS_MULTIPLY => 0,
C_HAS_DIVIDE => 1,
C_HAS_SQRT => 0,
C_HAS_COMPARE => 0,
C_HAS_FIX_TO_FLT => 0,
C_HAS_FLT_TO_FIX => 0,
C_HAS_FLT_TO_FLT => 0,
C_HAS_RECIP => 0,
C_HAS_RECIP_SQRT => 0,
C_HAS_ABSOLUTE => 0,
C_HAS_LOGARITHM => 0,
C_HAS_EXPONENTIAL => 0,
C_HAS_FMA => 0,
C_HAS_FMS => 0,
C_HAS_ACCUMULATOR_A => 0,
C_HAS_ACCUMULATOR_S => 0,
C_A_WIDTH => 32,
C_A_FRACTION_WIDTH => 24,
C_B_WIDTH => 32,
C_B_FRACTION_WIDTH => 24,
C_C_WIDTH => 32,
C_C_FRACTION_WIDTH => 24,
C_RESULT_WIDTH => 32,
C_RESULT_FRACTION_WIDTH => 24,
C_COMPARE_OPERATION => 8,
C_LATENCY => 28,
C_OPTIMIZATION => 1,
C_MULT_USAGE => 0,
C_BRAM_USAGE => 0,
C_RATE => 1,
C_ACCUM_INPUT_MSB => 32,
C_ACCUM_MSB => 32,
C_ACCUM_LSB => -31,
C_HAS_UNDERFLOW => 0,
C_HAS_OVERFLOW => 0,
C_HAS_INVALID_OP => 0,
C_HAS_DIVIDE_BY_ZERO => 0,
C_HAS_ACCUM_OVERFLOW => 0,
C_HAS_ACCUM_INPUT_OVERFLOW => 0,
C_HAS_ACLKEN => 0,
C_HAS_ARESETN => 0,
C_THROTTLE_SCHEME => 3,
C_HAS_A_TUSER => 0,
C_HAS_A_TLAST => 0,
C_HAS_B => 1,
C_HAS_B_TUSER => 0,
C_HAS_B_TLAST => 0,
C_HAS_C => 0,
C_HAS_C_TUSER => 0,
C_HAS_C_TLAST => 0,
C_HAS_OPERATION => 0,
C_HAS_OPERATION_TUSER => 0,
C_HAS_OPERATION_TLAST => 0,
C_HAS_RESULT_TUSER => 0,
C_HAS_RESULT_TLAST => 0,
C_TLAST_RESOLUTION => 0,
C_A_TDATA_WIDTH => 32,
C_A_TUSER_WIDTH => 1,
C_B_TDATA_WIDTH => 32,
C_B_TUSER_WIDTH => 1,
C_C_TDATA_WIDTH => 32,
C_C_TUSER_WIDTH => 1,
C_OPERATION_TDATA_WIDTH => 8,
C_OPERATION_TUSER_WIDTH => 1,
C_RESULT_TDATA_WIDTH => 32,
C_RESULT_TUSER_WIDTH => 1,
C_FIXED_DATA_UNSIGNED => 0
)
PORT MAP (
aclk => aclk,
aclken => '1',
aresetn => '1',
s_axis_a_tvalid => s_axis_a_tvalid,
s_axis_a_tdata => s_axis_a_tdata,
s_axis_a_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_a_tlast => '0',
s_axis_b_tvalid => s_axis_b_tvalid,
s_axis_b_tdata => s_axis_b_tdata,
s_axis_b_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_b_tlast => '0',
s_axis_c_tvalid => '0',
s_axis_c_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 32)),
s_axis_c_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_c_tlast => '0',
s_axis_operation_tvalid => '0',
s_axis_operation_tdata => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 8)),
s_axis_operation_tuser => STD_LOGIC_VECTOR(TO_UNSIGNED(0, 1)),
s_axis_operation_tlast => '0',
m_axis_result_tvalid => m_axis_result_tvalid,
m_axis_result_tready => '0',
m_axis_result_tdata => m_axis_result_tdata
);
END fdiv_arch;
| gpl-3.0 | 816237af6c7861b56478a5c51dfe4dbd | 0.628277 | 3.230366 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 0;
constant FADD_IMPLEMENT : integer := 0;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 2;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | d310987e1cb3d25c46786cc0c8f4944e | 0.567707 | 3.729005 | false | false | false | false |
jpidancet/mips | tests/rom.vhd | 1 | 1,395 | library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.ALL;
entity rom is
generic (FILENAME : string;
DATA_WIDTH : integer;
ADDR_WIDTH : integer);
port (addr : in std_logic_vector(ADDR_WIDTH-1 downto 0);
data : out std_logic_vector(DATA_WIDTH-1 downto 0));
end entity rom;
architecture rtl of rom is
constant DEPTH : integer := 2**ADDR_WIDTH;
type mem_type is array (0 to DEPTH-1) of std_logic_vector(DATA_WIDTH-1 downto 0);
impure function init_mem(file_name : in string) return mem_type is
type file_type is file of character;
file f : file_type open read_mode is file_name;
variable ch : character;
variable m : mem_type;
begin
for i in 0 to DEPTH - 1 loop
for j in 0 to (DATA_WIDTH / 8) - 1 loop
if endfile(f) then
m(i)((((j + 1) * 8) - 1) downto (j * 8)) := "11111111";
else
read(f, ch);
m(i)((((j + 1) * 8) - 1) downto (j * 8)) :=
std_logic_vector(to_unsigned(character'pos(ch), 8));
end if;
end loop;
end loop;
return m;
end function;
constant mem : mem_type := init_mem(FILENAME);
begin
data <= mem(to_integer(unsigned(addr)));
end architecture rtl;
| isc | 61238ab1e67d0c302dba19688e49da1c | 0.549104 | 3.632813 | false | false | false | false |
malkadi/FGPU | RTL/global_mem.vhd | 1 | 71,074 | -- libraries -------------------------------------------------------------------------------------------{{{
library ieee;
use ieee.std_logic_1164.all;
use ieee.float_pkg.all;
use ieee.numeric_std.ALL;
use ieee.math_real.all;
use ieee.math_complex.all;
library work;
use work.all;
use work.FGPU_definitions.all;
use work.FGPU_simulation_pkg.all;
use ieee.std_logic_textio.all;
use std.textio.all;
---------------------------------------------------------------------------------------------------------}}}
entity global_mem is
-- generics & ports {{{
generic(
MEM_PHY_ADDR_W : natural := 17;
ADDR_OFFSET : unsigned := X"1000_0000";
MAX_NDRANGE_SIZE : natural := 64*1024
);
port(
new_kernel : in std_logic;
finished_kernel : in std_logic;
size_0 : in natural;
size_1 : in natural;
target_offset_addr : in natural := 2**(N+L+M-1+2);
problemSize : in natural;
-- AXI Slave Interfaces
-- common signals
mx_arlen_awlen : in std_logic_vector(7 downto 0):= (others=>'0');
-- interface 0 {{{
-- ar channel
m0_araddr : in std_logic_vector(GMEM_ADDR_W-1 downto 0):= (others=>'0');
m0_arvalid : in std_logic := '0';
m0_arready : buffer std_logic := '0';
m0_arid : in std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- r channel
m0_rdata : out std_logic_vector(GMEM_DATA_W-1 downto 0):= (others=>'0');
m0_rlast : out std_logic := '0';
m0_rvalid : buffer std_logic := '0';
m0_rready : in std_logic;
m0_rid : out std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- aw channel
m0_awaddr : in std_logic_vector(GMEM_ADDR_W-1 downto 0) := (others=>'0');
m0_awvalid : in std_logic := '0';
m0_awready : buffer std_logic := '0';
m0_awid : in std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- w channel
m0_wdata : in std_logic_vector(GMEM_DATA_W-1 downto 0):= (others=>'0');
m0_wstrb : in std_logic_vector(GMEM_DATA_W/8-1 downto 0):= (others=>'0');
m0_wlast : in std_logic := '0';
m0_wvalid : in std_logic := '0';
m0_wready : buffer std_logic := '0';
-- b channel
m0_bvalid : out std_logic := '0';
m0_bready : in std_logic := '0';
m0_bid : out std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- }}}
-- interface 1 {{{
-- ar channel
m1_araddr : in std_logic_vector(GMEM_ADDR_W-1 downto 0):= (others=>'0');
m1_arvalid : in std_logic := '0';
m1_arready : buffer std_logic := '0';
m1_arid : in std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- r channel
m1_rdata : out std_logic_vector(GMEM_DATA_W-1 downto 0):= (others=>'0');
m1_rlast : out std_logic := '0';
m1_rvalid : buffer std_logic := '0';
m1_rready : in std_logic;
m1_rid : out std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- aw channel
m1_awaddr : in std_logic_vector(GMEM_ADDR_W-1 downto 0) := (others=>'0');
m1_awvalid : in std_logic := '0';
m1_awready : buffer std_logic := '0';
m1_awid : in std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- w channel
m1_wdata : in std_logic_vector(GMEM_DATA_W-1 downto 0):= (others=>'0');
m1_wstrb : in std_logic_vector(GMEM_DATA_W/8-1 downto 0):= (others=>'0');
m1_wlast : in std_logic := '0';
m1_wvalid : in std_logic := '0';
m1_wready : buffer std_logic := '0';
-- b channel
m1_bvalid : out std_logic := '0';
m1_bready : in std_logic := '0';
m1_bid : out std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- }}}
-- interface 2 {{{
-- ar channel
m2_araddr : in std_logic_vector(GMEM_ADDR_W-1 downto 0):= (others=>'0');
m2_arvalid : in std_logic := '0';
m2_arready : buffer std_logic := '0';
m2_arid : in std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- r channel
m2_rdata : out std_logic_vector(GMEM_DATA_W-1 downto 0):= (others=>'0');
m2_rlast : out std_logic := '0';
m2_rvalid : buffer std_logic := '0';
m2_rready : in std_logic;
m2_rid : out std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- aw channel
m2_awaddr : in std_logic_vector(GMEM_ADDR_W-1 downto 0) := (others=>'0');
m2_awvalid : in std_logic := '0';
m2_awready : buffer std_logic := '0';
m2_awid : in std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- w channel
m2_wdata : in std_logic_vector(GMEM_DATA_W-1 downto 0):= (others=>'0');
m2_wstrb : in std_logic_vector(GMEM_DATA_W/8-1 downto 0):= (others=>'0');
m2_wlast : in std_logic := '0';
m2_wvalid : in std_logic := '0';
m2_wready : buffer std_logic := '0';
-- b channel
m2_bvalid : out std_logic := '0';
m2_bready : in std_logic := '0';
m2_bid : out std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- }}}
-- interface 3 {{{
-- ar channel
m3_araddr : in std_logic_vector(GMEM_ADDR_W-1 downto 0):= (others=>'0');
m3_arvalid : in std_logic := '0';
m3_arready : buffer std_logic := '0';
m3_arid : in std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- r channel
m3_rdata : out std_logic_vector(GMEM_DATA_W-1 downto 0):= (others=>'0');
m3_rlast : out std_logic := '0';
m3_rvalid : buffer std_logic := '0';
m3_rready : in std_logic;
m3_rid : out std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- aw channel
m3_awaddr : in std_logic_vector(GMEM_ADDR_W-1 downto 0) := (others=>'0');
m3_awvalid : in std_logic := '0';
m3_awready : buffer std_logic := '0';
m3_awid : in std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- w channel
m3_wdata : in std_logic_vector(GMEM_DATA_W-1 downto 0):= (others=>'0');
m3_wstrb : in std_logic_vector(GMEM_DATA_W/8-1 downto 0):= (others=>'0');
m3_wlast : in std_logic := '0';
m3_wvalid : in std_logic := '0';
m3_wready : buffer std_logic := '0';
-- b channel
m3_bvalid : out std_logic := '0';
m3_bready : in std_logic := '0';
m3_bid : out std_logic_vector(ID_WIDTH-1 downto 0) := (others=>'0');
-- }}}
clk, nrst : in std_logic
);
-- }}}
end global_mem;
architecture Behavioral of global_mem is
-- constants & functions {{{
constant C_MEM_SIZE : integer := 2**MEM_PHY_ADDR_W;
CONSTANT MAX_DELAY : real := 20.0;
CONSTANT MIN_DELAY : integer := 10; -- delay = min + rand*max
CONSTANT IMPLEMENT_DELAY : boolean := false;
CONSTANT MAX_STEAM_PAUSE : real := 15.0;
CONSTANT IMPLEMENT_NO_STREAM_READ : boolean := false;
CONSTANT FILL_MODULO : natural := 49;
CONSTANT BVALID_DELAY_W : natural := 2;
type gmem_type is array (C_MEM_SIZE-1 downto 0) of std_logic_vector(GMEM_DATA_W-1 downto 0);
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is -- {{{
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end; -- }}}
function init_me_with_modulu(len: in integer; fill_modulo: in natural) return gmem_type is -- {{{
variable i : integer := 0;
variable res : gmem_type := (others=>(others=>'0'));
begin
for i in 0 to len-1 loop --len-1 loop
for j in 0 to GMEM_DATA_W/32-1 loop
res(i)((j+1)*32-1 downto j*32) := std_logic_vector(to_unsigned((i*2+j) mod fill_modulo, 32));
end loop;
-- res(i)(31 downto 0) := std_logic_vector(to_unsigned(i, 32) );
-- res(i)(63 downto 32) := std_logic_vector(to_signed(-i, 32));
end loop;
return(res);
end; -- }}}
impure function init_mem_fft (size_0: in integer ) return gmem_type is -- {{{
variable res : gmem_type := (others=>(others=>'0'));
variable seed1, seed2 : positive := 1;
variable rand : real;
variable tmp_unsigned : unsigned(DATA_W-1 downto 0) := (others=>'0');
variable nStages, tmp_integer : integer;
variable tmp_std_logic : std_logic := '0';
variable li : line;
begin
nStages := 1;
tmp_integer := 1;
while tmp_integer < size_0 loop
tmp_integer := tmp_integer * 2;
nStages := nStages + 1;
end loop;
assert DATA_W*2 = GMEM_DATA_W;
-- write data with bit reverse
for i in 0 to 2*size_0-1 loop
tmp_unsigned := to_unsigned(i, 32);
for m in 0 to nStages/2 loop
tmp_std_logic := tmp_unsigned(nStages-1-m);
tmp_unsigned(nStages-1-m) := tmp_unsigned(m);
tmp_unsigned(m) := tmp_std_logic;
end loop;
res(to_integer(tmp_unsigned))(DATA_W-1 downto 0) := to_slv(to_float(i mod 4)); -- real part
res(to_integer(tmp_unsigned))(2*DATA_W-1 downto DATA_W) := (others=>'0'); -- imaginary part
end loop;
-- for i in 0 to 7 loop
-- write(li, to_real(to_float(res(i)(DATA_W-1 downto 0))));
-- swrite(li, " +j ");
-- write(li, to_real(to_float(res(i)(2*DATA_W-1 downto DATA_W))));
-- write(li, LF);
-- end loop;
-- writeline(OUTPUT, li);
-- write twiddles
for i in 0 to 2*size_0-1 loop
-- res(C_MEM_SIZE/2 + i)(DATA_W-1 downto 0) := to_slv(to_float(cos(to_real(MATH_PI*i/to_real(size_0)))));
res(C_MEM_SIZE/4 + i)(DATA_W-1 downto 0) := to_slv(to_float(cos(real(MATH_PI*real(i)/real(size_0)))));
res(C_MEM_SIZE/4 + i)(2*DATA_W-1 downto DATA_W) := to_slv(-to_float(sin(real(MATH_PI*real(i)/real(size_0)))));
end loop;
-- for i in 0 to 7 loop
-- write(li, to_real(to_float(res(C_MEM_SIZE/4+i)(DATA_W-1 downto 0))));
-- swrite(li, " +j ");
-- write(li, to_real(to_float(res(C_MEM_SIZE/4+i)(2*DATA_W-1 downto DATA_W))));
-- write(li, LF);
-- end loop;
-- writeline(OUTPUT, li);
return(res);
end; -- }}}
function init_mem_floydwarshall (len: in integer) return gmem_type is -- {{{
variable i : integer := 0;
variable res : gmem_type := (others=>(others=>'0'));
variable seed1, seed2 : positive := 1;
variable rand : real;
begin
for i in 0 to len-1 loop --len-1 loop
for j in 0 to GMEM_DATA_W/DATA_W-1 loop
uniform(seed1, seed2, rand);
res(i)((j+1)*DATA_W-1 downto j*DATA_W) := to_slv(to_float(rand*10.0));
if i = j then
res(i)((j+1)*DATA_W-1 downto j*DATA_W) := (others=>'0');
end if;
end loop;
end loop;
return(res);
end; -- }}}
function init_mem_rand_float (len: in integer; data_width: in integer) return gmem_type is -- {{{
variable i : integer := 0;
variable res : gmem_type := (others=>(others=>'0'));
variable seed1, seed2 : positive := 1;
variable rand : real;
begin
for i in 0 to len-1 loop --len-1 loop
for j in 0 to GMEM_DATA_W/data_width-1 loop
uniform(seed1, seed2, rand);
res(i)((j+1)*data_width-1 downto j*data_width) := to_slv(to_float(rand));
end loop;
end loop;
return(res);
end; -- }}}
function init_mem_rand (len: in integer; data_width: in integer) return gmem_type is -- {{{
variable i : integer := 0;
variable res : gmem_type := (others=>(others=>'0'));
variable tmp_integer : integer;
variable tmp_unsigned : unsigned(DATA_W-1 downto 0) := (others=>'0');
variable seed1, seed2 : positive := 1;
variable rand : real;
begin
for i in 0 to len-1 loop --len-1 loop
for j in 0 to GMEM_DATA_W/data_width-1 loop
uniform(seed1, seed2, rand);
rand := rand * 1024.0 * 1024.0 * 1024.0 * 2.0;
tmp_integer := integer(rand);
tmp_unsigned := to_unsigned(tmp_integer, DATA_W);
res(i)((j+1)*data_width-1 downto j*data_width) := std_logic_vector(tmp_unsigned(data_width-1 downto 0));
end loop;
end loop;
return(res);
end; -- }}}
function init_mem_float (len: in integer) return gmem_type is -- {{{
variable i : integer := 0;
variable res : gmem_type := (others=>(others=>'0'));
variable tmp_unsigned : unsigned(DATA_W-1 downto 0) := (others=>'0');
begin
for i in 0 to len-1 loop --len-1 loop
for j in 0 to GMEM_DATA_W/DATA_W-1 loop
tmp_unsigned := to_unsigned(GMEM_DATA_W/DATA_W*i+j, DATA_W);
res(i)((j+1)*DATA_W-1 downto j*DATA_W) := std_logic_vector(to_float(tmp_unsigned));
end loop;
end loop;
return(res);
end; --}}}
function init_mem (len: in integer; data_width: in integer) return gmem_type is -- {{{
variable i : integer := 0;
variable res : gmem_type := (others=>(others=>'0'));
variable tmp_unsigned : unsigned(DATA_W-1 downto 0) := (others=>'0');
begin
for i in 0 to len-1 loop --len-1 loop
for j in 0 to GMEM_DATA_W/data_width-1 loop
tmp_unsigned := to_unsigned(GMEM_DATA_W/data_width*i+j, DATA_W);
res(i)((j+1)*data_width-1 downto j*data_width) := std_logic_vector(tmp_unsigned(data_width-1 downto 0));
end loop;
end loop;
return(res);
end; --}}}
--}}}
-- read & write addresses {{{
signal gmem: gmem_type := init_mem(C_MEM_SIZE/2, DATA_W);
signal tmp_gmem : SLV32_ARRAY(0 to 2**16-1) := (others=>(others=>'0'));
type mem_phy_addr_array is array(natural range <>) of unsigned(MEM_PHY_ADDR_W-1 downto 0);
signal wr_addr : gmem_addr_array(N_AXI-1 downto 0) := (others=>(others=>'0'));
type gmem_addr_2d_array is array(natural range <>, natural range <>) of unsigned(GMEM_ADDR_W-1 downto 0);
signal wr_addr_offset : mem_phy_addr_array(N_AXI-1 downto 0) := (others=>(others=>'0'));
signal written_count : integer := 0;
signal written_addrs : std_logic_vector(MAX_NDRANGE_SIZE-1 downto 0) := (others=>'0');
signal new_kernel_d0, new_kernel_d1 : std_logic := '0';
-- }}}
-- other signals {{{
signal delay : nat_2d_array(N_AXI-1 downto 0, N_WR_FIFOS_AXI-1 downto 0) := (others=>(others=>0));
-- }}}
-- alias signals {{{
signal wvalid, wready : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal wdata, rdata : gmem_word_array(N_AXI-1 downto 0) := (others=>(others=>'0'));
signal wstrb : gmem_be_array(N_AXI-1 downto 0) := (others=>(others=>'0'));
signal awready, awvalid : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal arready, arvalid : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal rready, rvalid, rlast : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal bvalid, bready : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal araddr, awaddr : gmem_addr_array(N_AXI-1 downto 0) := (others=>(others=>'0'));
signal arid, rid, awid, bid : id_array(N_AXI-1 downto 0) := (others=>(others=>'0'));
signal wlast : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
-- }}}
-- read multiplexing {{{
type st_reader_type is (idle, delay_before_read, send_data);
type st_reader_array is array (natural range <>, natural range<>) of st_reader_type;
-- }}}
-- write signals {{{
constant c_awaddr_fifo_capacity_w : natural := 3;
constant c_awaddr_fifo_capacity : natural := 2**c_awaddr_fifo_capacity_w;
-- awaddr fifo
type awaddr_fifo_array is array(natural range <>) of gmem_addr_array(c_awaddr_fifo_capacity-1 downto 0);
signal awaddr_fifo : awaddr_fifo_array(N_AXI-1 downto 0) := (others=>(others=>(others=>'0')));
type awaddr_fifo_addr_vec is array(natural range <>) of unsigned(c_awaddr_fifo_capacity_w-1 downto 0);
signal awaddr_fifo_wrAddr : awaddr_fifo_addr_vec(N_AXI-1 downto 0) := (others=>(others=>'0'));
signal awaddr_fifo_rdAddr : awaddr_fifo_addr_vec(N_AXI-1 downto 0) := (others=>(others=>'0'));
signal awaddr_fifo_nempty : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal awaddr_fifo_full : std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
signal awaddr_fifo_pop, awaddr_fifo_push: std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
-- awid fifo
type awid_fifo_array is array(natural range <>) of id_array(max(1, 2**BVALID_DELAY_W/2**BURST_W)*c_awaddr_fifo_capacity-1 downto 0);
signal awid_fifo : awid_fifo_array(N_AXI-1 downto 0) := (others=>(others=>(others=>'0')));
type awid_fifo_addr_array is array( natural range <>) of unsigned(c_awaddr_fifo_capacity_w+max(BVALID_DELAY_W-BURST_W, 0)-1 downto 0);
signal awid_fifo_rdAddr : awid_fifo_addr_array(N_AXI-1 downto 0) := (others=>(others=>'0'));
signal awid_fifo_wrAddr : awid_fifo_addr_array(N_AXI-1 downto 0) := (others=>(others=>'0'));
type st_write_type is (get_address, write);
type st_write_array is array (natural range <>) of st_write_type;
signal st_write : st_write_array(N_AXI-1 downto 0) := (others=>get_address);
-- write pipe for delaying bvalid
type wdata_vec_type is array (natural range <>) of gmem_word_array(N_AXI-1 downto 0);
signal wdata_vec : wdata_vec_type(2**BVALID_DELAY_W-1 downto 0) := (others=>(others=>(others=>'0')));
type wstrb_vec_type is array(natural range <>) of gmem_be_array(N_AXI-1 downto 0);
signal wstrb_vec : wstrb_vec_type(2**BVALID_DELAY_W-1 downto 0) := (others=>(others=>(others=>'0')));
type wlast_vec_type is array(natural range <>) of std_logic_vector(N_AXI-1 downto 0);
signal wlast_vec, wvalid_vec : wlast_vec_type(2**BVALID_DELAY_W-1 downto 0) := (others=>(others=>'0'));
type wr_addr_offset_vec_type is array(natural range <>) of mem_phy_addr_array(N_AXI-1 downto 0);
signal wr_addr_offset_vec : wr_addr_offset_vec_type(2**BVALID_DELAY_W-1 downto 0) := (others=>(others=>(others=>'0')));
--}}}
begin
-- alias signals ---------------------------------------------------------------------------------------{{{
wvalid(0) <= m0_wvalid;
wdata(0) <= m0_wdata;
wstrb(0) <= m0_wstrb;
wlast(0) <= m0_wlast;
m0_wready <= wready(0);
m0_awready <= awready(0);
awvalid(0) <= m0_awvalid;
awaddr(0) <= unsigned(m0_awaddr);
araddr(0) <= unsigned(m0_araddr);
m0_arready <= arready(0);
arvalid(0) <= m0_arvalid;
arid(0) <= m0_arid;
rready(0) <= m0_rready;
m0_rvalid <= rvalid(0);
m0_rid <= rid(0);
awid(0) <= m0_awid;
m0_bid <= bid(0);
m0_rdata <= rdata(0);
m0_rlast <= rlast(0);
m0_bvalid <= bvalid(0);
bready(0) <= m0_bready;
MORE_THAN_1_W_AXI : if N_AXI > 1 generate
begin
wvalid(1) <= m1_wvalid;
wdata(1) <= m1_wdata;
wstrb(1) <= m1_wstrb;
wlast(1) <= m1_wlast;
m1_wready <= wready(1);
m1_awready <= awready(1);
awaddr(1) <= unsigned(m1_awaddr);
araddr(1) <= unsigned(m1_araddr);
awvalid(1) <= m1_awvalid;
m1_arready <= arready(1);
arvalid(1) <= m1_arvalid;
arid(1) <= m1_arid;
rready(1) <= m1_rready;
m1_rvalid <= rvalid(1);
m1_rid <= rid(1);
awid(1) <= m1_awid;
m1_bid <= bid(1);
m1_rdata <= rdata(1);
m1_rlast <= rlast(1);
m1_bvalid <= bvalid(1);
bready(1) <= m1_bready;
end generate;
MORE_THAN_2_W_AXI: if N_AXI > 2 generate
begin
wvalid(2) <= m2_wvalid;
wdata(2) <= m2_wdata;
wstrb(2) <= m2_wstrb;
wlast(2) <= m2_wlast;
m2_wready <= wready(2);
m2_awready <= awready(2);
awvalid(2) <= m2_awvalid;
awaddr(2) <= unsigned(m2_awaddr);
araddr(2) <= unsigned(m2_araddr);
m2_arready <= arready(2);
arvalid(2) <= m2_arvalid;
arid(2) <= m2_arid;
awid(2) <= m2_awid;
m2_bid <= bid(2);
rready(2) <= m2_rready;
m2_rvalid <= rvalid(2);
m2_rid <= rid(2);
m2_rdata <= rdata(2);
m2_rlast <= rlast(2);
m2_bvalid <= bvalid(2);
bready(2) <= m2_bready;
end generate;
MORE_THAN_3_W_AXI : if N_AXI > 3 generate
begin
wvalid(3) <= m3_wvalid;
wdata(3) <= m3_wdata;
wstrb(3) <= m3_wstrb;
wlast(3) <= m3_wlast;
m3_wready <= wready(3);
m3_awready <= awready(3);
awvalid(3) <= m3_awvalid;
awaddr(3) <= unsigned(m3_awaddr);
araddr(3) <= unsigned(m3_araddr);
m3_arready <= arready(3);
arvalid(3) <= m3_arvalid;
arid(3) <= m3_arid;
awid(3) <= m3_awid;
m3_bid <= bid(3);
rready(3) <= m3_rready;
m3_rvalid <= rvalid(3);
m3_rid <= rid(3);
m3_rdata <= rdata(3);
m3_rlast <= rlast(3);
m3_bvalid <= bvalid(3);
bready(3) <= m3_bready;
end generate;
---------------------------------------------------------------------------------------------------------}}}
-- mem module -------------------------------------------------------------------------------------------{{{
process(clk)
begin
if rising_edge(clk) then
for j in 0 to N_AXI-1 loop
if wvalid_vec(0)(j) = '1' and wready(j) = '1' then
for i in 0 to GMEM_DATA_W/8-1 loop
if wstrb_vec(0)(j)(i) = '1' then
gmem(to_integer(wr_addr_offset_vec(0)(j)))((i+1)*8-1 downto i*8) <= wdata_vec(0)(j)((i+1)*8-1 downto i*8);
end if;
end loop;
end if;
end loop;
if new_kernel = '1' then
if kernel_name = mat_mul or kernel_name = xcorr then
gmem <= init_me_with_modulu(C_MEM_SIZE/2, FILL_MODULO);
elsif kernel_name = fadd or kernel_name = add_float or kernel_name = mul_float or kernel_name = median or kernel_name = max_half_atomic then
gmem <= init_mem_rand(C_MEM_SIZE/2, 32);
elsif kernel_name = floydwarshall then
gmem <= init_mem_floydwarshall(C_MEM_SIZE/2);
elsif kernel_name = fft_hard then
gmem <= init_mem_fft(size_0);
elsif kernel_name = fir_char4 then
gmem <= init_mem(C_MEM_SIZE/2, 8);
elsif kernel_name = parallelSelection then
gmem <= init_mem_float(C_MEM_SIZE/2);
-- elsif kernel_name = ludecompose then
-- gmem <= init_mem_rand(C_MEM_SIZE/2, 32);
-- -- gmem(0)(DATA_W-1 downto 0) <= to_slv(to_float(121));
-- -- gmem(0)(2*DATA_W-1 downto DATA_W) <= to_slv(to_float(68));
-- -- gmem(1)(DATA_W-1 downto 0) <= to_slv(to_float(30));
-- -- gmem(1)(2*DATA_W-1 downto DATA_W) <= to_slv(to_float(73));
-- -- gmem(2)(DATA_W-1 downto 0) <= to_slv(to_float(109));
-- -- gmem(2)(2*DATA_W-1 downto DATA_W) <= to_slv(to_float(94));
-- -- gmem(3)(DATA_W-1 downto 0) <= to_slv(to_float(62));
-- -- gmem(3)(2*DATA_W-1 downto DATA_W) <= to_slv(to_float(31));
-- -- gmem(4)(DATA_W-1 downto 0) <= to_slv(to_float(113));
-- -- gmem(4)(2*DATA_W-1 downto DATA_W) <= to_slv(to_float(5));
-- -- gmem(5)(DATA_W-1 downto 0) <= to_slv(to_float(27));
-- -- gmem(5)(2*DATA_W-1 downto DATA_W) <= to_slv(to_float(106));
-- -- gmem(6)(DATA_W-1 downto 0) <= to_slv(to_float(33));
-- -- gmem(6)(2*DATA_W-1 downto DATA_W) <= to_slv(to_float(6));
-- -- gmem(7)(DATA_W-1 downto 0) <= to_slv(to_float(86));
-- -- gmem(7)(2*DATA_W-1 downto DATA_W) <= to_slv(to_float(92));
else
gmem <= init_mem(C_MEM_SIZE/2, 32);
end if;
end if;
end if;
end process;
---------------------------------------------------------------------------------------------------------}}}
-- read control -------------------------------------------------------------------------------------------{{{
read_fsms: process(clk)
variable seed1, seed2 : positive := 1;
variable rand : real;
variable rdAddr, wrAddr : gmem_addr_2d_array(N_AXI-1 downto 0, N_WR_FIFOS_AXI-1 downto 0) := (others=>(others=>(others=>'0')));
variable st_reader : st_reader_array(N_AXI-1 downto 0, N_WR_FIFOS_AXI-1 downto 0) := (others=>(others=>idle));
variable rlen : nat_2d_array(N_AXI-1 downto 0, N_WR_FIFOS_AXI-1 downto 0) := (others=>(others=>0));
begin
if rising_edge(clk) then
if nrst = '0' then
else
for i in 0 to N_AXI-1 loop
arready(i) <= '0';
rvalid(i) <= '0';
rlast(i) <= '0';
-- id readers
for j in 0 to N_WR_FIFOS_AXI-1 loop
case st_reader(i, j) is
when idle =>
if arvalid(i) = '1' and arready(i) = '0' and to_integer(unsigned(arid(i))) = j then
arready(i) <= '1';
rdAddr(i, j) := unsigned(araddr(i)) - ADDR_OFFSET;
rlen(i, j) := to_integer(unsigned(mx_arlen_awlen));
if IMPLEMENT_DELAY then
st_reader(i, j) := delay_before_read;
uniform(seed1, seed2, rand);
delay(i, j) <= MIN_DELAY + integer(rand*MAX_DELAY);
else
st_reader(i, j) := send_data;
end if;
end if;
when delay_before_read =>
if delay(i,j) /= 0 then
delay(i, j) <= delay(i, j) - 1;
else
st_reader(i, j) := send_data;
end if;
when send_data =>
if to_integer(unsigned(rid(i))) = j and rvalid(i) = '1' and rready(i) = '1' then
rdAddr(i, j) := rdAddr(i, j) + 8;
if rlen(i, j) = 0 then
st_reader(i, j) := idle;
else
rlen(i, j) := rlen(i, j) - 1;
if IMPLEMENT_NO_STREAM_READ then
uniform(seed1, seed2, rand);
if rand < 0.5 then
uniform(seed1, seed2, rand);
delay(i, j) <= integer(rand*MAX_STEAM_PAUSE);
st_reader(i, j) := delay_before_read;
end if;
end if;
end if;
end if;
end case;
end loop;
for j in 0 to N_WR_FIFOS_AXI-1 loop
if st_reader(i, j) = send_data then
rvalid(i) <= '1';
rdata(i) <= gmem(to_integer(rdAddr(i, j)(MEM_PHY_ADDR_W+2+GMEM_N_BANK_W-1 downto 2+GMEM_N_BANK_W)));
rid(i) <= std_logic_vector(to_unsigned(j, ID_WIDTH));
if rlen(i, j) = 0 then
rlast(i) <= '1';
end if;
exit;
end if;
end loop;
end loop;
end if;
end if;
end process;
---------------------------------------------------------------------------------------------------------}}}
-- write control -------------------------------------------------------------------------------------------{{{
wr_addr_offset_alias: for i in 0 to N_AXI-1 generate
begin
wr_addr_offset(i) <= wr_addr(i)(MEM_PHY_ADDR_W+2+GMEM_N_BANK_W-1 downto 2+GMEM_N_BANK_W);
end generate;
awready <= not awaddr_fifo_full;
awaddr_fifo_push <= awvalid and awready;
process(clk)
variable pop_awaddr: std_logic_vector(N_AXI-1 downto 0) := (others=>'0');
variable seed1, seed2 : positive := 1;
variable rand : real;
variable bid_wait_cycles : natural := 0;
begin
if rising_edge(clk) then
if nrst = '0' then
awaddr_fifo_wrAddr <= (others=>(others=>'0'));
awaddr_fifo_rdAddr <= (others=>(others=>'0'));
st_write <= (others=> get_address);
awaddr_fifo_nempty <= (others=>'0');
awaddr_fifo_full <= (others=>'0');
awaddr_fifo_pop <= (others=>'0');
awid_fifo_rdAddr <= (others=>(others=>'0'));
awid_fifo_wrAddr <= (others=>(others=>'0'));
else
wready <= (others=>'1');
wdata_vec(wdata_vec'high) <= wdata;
wdata_vec(wdata_vec'high-1 downto 0) <= wdata_vec(wdata_vec'high downto 1);
wlast_vec(wlast_vec'high-1 downto 0) <= wlast_vec(wlast_vec'high downto 1);
for i in 0 to N_AXI-1 loop
wlast_vec(wlast_vec'high)(i) <= '0';
if wlast(i) = '1' then
while true loop
uniform(seed1, seed2, rand);
bid_wait_cycles := integer(rand*real(2**BVALID_DELAY_W));
if bid_wait_cycles > 2**BVALID_DELAY_W-2 then
bid_wait_cycles := 2**BVALID_DELAY_W-2;
end if;
-- if bid_wait_cycles = 0 then
-- bid_wait_cycles := 1;
-- end if;
-- report "bid_wait_cycles = " & integer'image(bid_wait_cycles);
if wlast_vec(bid_wait_cycles+1)(i) = '0' then
wlast_vec(bid_wait_cycles)(i) <= '1';
exit;
else
-- report "setting wlast failed";
end if;
end loop;
end if;
end loop;
wvalid_vec(wvalid_vec'high) <= wvalid;
wvalid_vec(wvalid_vec'high-1 downto 0) <= wvalid_vec(wvalid_vec'high downto 1);
wstrb_vec(wstrb_vec'high) <= wstrb;
wstrb_vec(wstrb_vec'high-1 downto 0) <= wstrb_vec(wstrb_vec'high downto 1);
wr_addr_offset_vec(wr_addr_offset_vec'high) <= wr_addr_offset;
wr_addr_offset_vec(wr_addr_offset_vec'high-1 downto 0) <= wr_addr_offset_vec(wr_addr_offset_vec'high downto 1);
for i in 0 to N_AXI-1 loop
if wlast_vec(0)(i) = '1' then
bvalid(i) <= '1';
bid(i) <= awid_fifo(i)(to_integer(awid_fifo_rdAddr(i)));
awid_fifo_rdAddr(i) <= awid_fifo_rdAddr(i) + 1;
elsif bready(i) = '1' then
bvalid(i) <= '0';
end if;
pop_awaddr(i) := '0';
awaddr_fifo_pop(i) <= '0';
case st_write(i) is
when get_address =>
if awaddr_fifo_nempty(i) = '1' then
awaddr_fifo_pop(i) <= '1';
pop_awaddr(i) := '1';
wr_addr(i) <= awaddr_fifo(i)(to_integer(awaddr_fifo_rdAddr(i))) - ADDR_OFFSET;
awaddr_fifo_rdAddr(i) <= awaddr_fifo_rdAddr(i) + 1;
st_write(i) <= write;
end if;
when write =>
if wvalid(i) = '1' and wready(i) = '1' then
wr_addr(i) <= wr_addr(i) + 8;
if wlast(i) = '1' then
if awaddr_fifo_nempty(i) = '1' then
awaddr_fifo_pop(i) <= '1';
pop_awaddr(i) := '1';
wr_addr(i) <= awaddr_fifo(i)(to_integer(awaddr_fifo_rdAddr(i))) - ADDR_OFFSET;
awaddr_fifo_rdAddr(i) <= awaddr_fifo_rdAddr(i) + 1;
st_write(i) <= write;
else
st_write(i) <= get_address;
end if;
end if;
end if;
end case;
if awaddr_fifo_push(i) = '1' then
-- if to_integer(unsigned(awaddr(i)(17 downto 0))) = 3712 then
-- report "heeere";
-- end if;
awaddr_fifo(i)(to_integer(awaddr_fifo_wrAddr(i))) <= unsigned(awaddr(i));
awaddr_fifo_wrAddr(i) <= awaddr_fifo_wrAddr(i) + 1;
awid_fifo(i)(to_integer(awid_fifo_wrAddr(i))) <= awid(i);
awid_fifo_wrAddr(i) <= awid_fifo_wrAddr(i) + 1;
end if;
if awaddr_fifo_push(i) = '1' and pop_awaddr(i) = '0' and awaddr_fifo_wrAddr(i)+1 = awaddr_fifo_rdAddr(i) then
awaddr_fifo_full(i) <= '1';
elsif awaddr_fifo_push(i) = '0' and pop_awaddr(i) = '1' then
awaddr_fifo_full(i) <= '0';
end if;
if awaddr_fifo_push(i) = '1' and pop_awaddr(i) = '0' then
awaddr_fifo_nempty(i) <= '1';
elsif awaddr_fifo_push(i) = '0' and pop_awaddr(i) = '1' and awaddr_fifo_rdAddr(i)+1 = awaddr_fifo_wrAddr(i) then
awaddr_fifo_nempty(i) <= '0';
end if;
end loop;
end if;
end if;
end process;
--------------------------------------------------------------------------------------------------------}}}
-- test process -------------------------------------------------------------------------------------------{{{
test_process: process(clk)
-- test procedures {{{
-- variables {{{
variable wr_addr_int : integer := 0;
variable li : line;
variable offset : integer := 16#0008_0000#;
variable stride : natural := 65;
variable written_count_tmp : integer := 0;
type SLV16_ARRAY is array (natural range <>) of std_logic_vector(15 downto 0);
type SLV8_ARRAY is array(natural range <>) of std_logic_vector(7 downto 0);
variable must_data_word : SLV32_ARRAY(1 downto 0) := (others=>(others=>'0'));
variable must_data_half : SLV16_ARRAY(3 downto 0) := (others=>(others=>'0'));
variable must_data_byte : SLV8_ARRAY(7 downto 0) := (others=>(others=>'0'));
variable must_data : std_logic_vector(GMEM_DATA_W-1 downto 0) := (others=>'0');
variable word_addr, second_word_addr : natural := 0;
variable byte_addr : natural := 0;
variable half_addr : natural := 0;
variable tmp_signed : signed(DATA_W-1 downto 0) := (others=>'0');
variable tmp_unsigned_64 : unsigned(GMEM_DATA_W-1 downto 0) := (others=>'0');
variable tmp_unsigned : unsigned(DATA_W-1 downto 0) := (others=>'0');
variable tmp_integer : integer;
variable tmp_float : float32 := to_float(0);
variable tmp_std_logic : std_logic := '0';
variable rowIndx, colIndx, res, k : natural := 0;
variable p00, p01, p02, p10, p11, p12, p20, p21, p22 : unsigned(DATA_W-1 downto 0) := (others=>'0');
variable nStages, stageIndx, pairDistance, blockWidth, leftIndx, rightIndx: integer := 0;
variable leftElement, rightElement, greater, lesser : unsigned(DATA_W-1 downto 0) := (others=>'0');
variable leftElement_float, rightElement_float, greater_float, lesser_float : float32 := to_float(0);
variable twiddle, a, b, res_a, res_b : complex;
variable passIndx, sameDirectionBlock : integer := 0;
variable nGroups, groupOffset : integer := 0;
variable x1, y1, z1, m1, x2, y2, z2, m2 : float32 := to_float(0);
variable xdiff, ydiff, zdiff, distSquared : float32 := to_float(0);
variable accx, accy, accz, invDist, invDistCube, s : float32 := to_float(0);
variable oldVelx, oldVely, oldVelz, newVelx, newVely, newVelz : float32 := to_float(0);
variable softeningFactor : float32 := to_float(500); -- don't change (fixed in sch_ram.xml)
variable deltaTime : float32 := to_float(0.005); -- don't change (fixed in sch_ram.xml)
-- }}}
procedure ludecompose_round is
begin
end procedure;
procedure fft_round is -- {{{
begin
for i in 0 to size_0-1 loop
pairDistance := 2**stageIndx;
blockWidth := 2 * pairDistance;
nGroups := size_0/pairDistance;
groupOffset := to_integer(to_unsigned(i, 32) and to_unsigned(pairDistance-1, 32));
leftIndx := groupOffset + (i/pairDistance)*blockWidth;
rightIndx := leftIndx + pairDistance;
a.re := to_real(to_float(tmp_gmem(2*leftIndx)));
a.im := to_real(to_float(tmp_gmem(2*leftIndx+1)));
b.re := to_real(to_float(tmp_gmem(2*rightIndx)));
b.im := to_real(to_float(tmp_gmem(2*rightIndx+1)));
-- swrite(li, "a = ");
-- write(li, a.re);
-- swrite(li, " +j ");
-- write(li, a.im);
-- swrite(li, ", b = ");
-- write(li, b.re);
-- swrite(li, " +j ");
-- write(li, b.im);
-- write(li, LF);
twiddle.re := to_real(to_float(gmem(C_MEM_SIZE/4+nGroups*groupOffset)(DATA_W-1 downto 0)));
twiddle.im := to_real(to_float(gmem(C_MEM_SIZE/4+nGroups*groupOffset)(2*DATA_W-1 downto DATA_W)));
res_a := a+twiddle*b;
res_b := a-twiddle*b;
-- swrite(li, "res_a = ");
-- write(li, res_a.re);
-- swrite(li, " +j ");
-- write(li, res_a.im);
-- swrite(li, ", res_b = ");
-- write(li, res_b.re);
-- swrite(li, " +j ");
-- write(li, res_b.im);
-- write(li, LF);
tmp_gmem(2*leftIndx) <= to_slv(to_float(res_a.re));
tmp_gmem(2*leftIndx+1) <= to_slv(to_float(res_a.im));
tmp_gmem(2*rightIndx) <= to_slv(to_float(res_b.re));
tmp_gmem(2*rightIndx+1) <= to_slv(to_float(res_b.im));
end loop;
-- report "fft round is executed";
-- for i in 0 to 7 loop
-- write(li, to_real(to_float(tmp_gmem(2*i))));
-- swrite(li, " +j ");
-- write(li, to_real(to_float(tmp_gmem(2*i+1))));
-- write(li, LF);
-- end loop;
-- writeline(OUTPUT, li);
end procedure; -- }}}
procedure bitonic_float_round is -- {{{
begin
sameDirectionBlock := 2**(stageIndx);
-- report "bitonic round excutes with stageIndx = " & integer'image(stageIndx) & " and passIndx = " & integer'image(passIndx);
for i in 0 to size_0-1 loop
pairDistance := 2**(stageIndx-passIndx);
blockWidth := 2 * pairDistance;
leftIndx := (i mod pairDistance) + (i/pairDistance)*blockWidth;
rightIndx := leftIndx + pairDistance;
leftElement_float := to_float(tmp_gmem(leftIndx));
rightElement_float := to_float(tmp_gmem(rightIndx));
if gt(leftElement_float, rightElement_float) then
greater_float := leftElement_float;
lesser_float := rightElement_float;
else
greater_float := rightElement_float;
lesser_float := leftElement_float;
end if;
if (i/sameDirectionBlock) mod 2 /= 1 then
leftElement_float := greater_float;
rightElement_float := lesser_float;
else
leftElement_float := lesser_float;
rightElement_float := greater_float;
end if;
tmp_gmem(leftIndx) <= to_slv(leftElement_float);
tmp_gmem(rightIndx) <= to_slv(rightElement_float);
end loop;
-- report "bitonic round is executed";
end procedure; -- }}}
procedure bitonic_round is -- {{{
begin
sameDirectionBlock := 2**(stageIndx);
-- report "bitonic round excutes with stageIndx = " & integer'image(stageIndx) & " and passIndx = " & integer'image(passIndx);
for i in 0 to size_0-1 loop
pairDistance := 2**(stageIndx-passIndx);
blockWidth := 2 * pairDistance;
leftIndx := (i mod pairDistance) + (i/pairDistance)*blockWidth;
rightIndx := leftIndx + pairDistance;
leftElement := unsigned(tmp_gmem(leftIndx));
rightElement := unsigned(tmp_gmem(rightIndx));
if leftElement > rightElement then
greater := leftElement;
lesser := rightElement;
else
greater := rightElement;
lesser := leftElement;
end if;
if (i/sameDirectionBlock) mod 2 /= 1 then
leftElement := greater;
rightElement := lesser;
else
leftElement := lesser;
rightElement := greater;
end if;
tmp_gmem(leftIndx) <= std_logic_vector(leftElement);
tmp_gmem(rightIndx) <= std_logic_vector(rightElement);
end loop;
-- report "bitonic round is executed";
end procedure; -- }}}
function canonicalize_float(f: std_logic_vector(31 downto 0)) return std_logic_vector is -- {{{
variable res : std_logic_vector(31 downto 0) := (others=>'0');
begin
res := f;
if f(30 downto 23) = X"FF" then --NaN or infinity
if f(22 downto 0) /= (0 to 22 => '0') then --NaN
res(22 downto 0) := (0=>'1', others=>'0');
res(31) := '0';
end if;
end if;
return res;
end function; -- }}}
function pixel_value(i, j, stride: natural) return integer is -- {{{
variable res : integer := 0;
variable tmp, addr : natural := 0;
variable word_addr : unsigned(DATA_W-1 downto 0) := (others=>'0');
begin
addr := i*stride+j;
tmp := addr mod 4;
word_addr := to_unsigned(addr/ 4, DATA_W);
if tmp = 0 then
res := to_integer(word_addr(7 downto 0));
elsif tmp = 1 then
res := to_integer(word_addr(15 downto 8));
elsif tmp = 2 then
res := to_integer(word_addr(23 downto 16));
else
res := to_integer(word_addr(31 downto 24));
end if;
return res;
end function; -- }}}
procedure sort3(x, y, z: inout integer) is -- {{{
variable tmp_integer : integer := 0;
begin
-- sort in ascending order
if x > y then
tmp_integer := x;
x := y;
y := tmp_integer;
end if;
if x > z then
tmp_integer := x;
x := z;
z := tmp_integer;
end if;
if y > z then
tmp_integer := y;
y := z;
z := tmp_integer;
end if;
end procedure; --}}}
procedure compute_max_half_atomic is -- {{{
variable res : integer;
begin
res := to_integer(signed(gmem(0)(DATA_W/2-1 downto 0)));
for i in 0 to problemSize/4-1 loop -- 4 half words in one gmem address
res := max(res, to_integer(signed(gmem(i)(DATA_W/2-1 downto 0))));
res := max(res, to_integer(signed(gmem(i)(DATA_W-1 downto DATA_W/2))));
res := max(res, to_integer(signed(gmem(i)(DATA_W+DATA_W/2-1 downto DATA_W))));
res := max(res, to_integer(signed(gmem(i)(2*DATA_W-1 downto DATA_W+DATA_W/2))));
end loop;
tmp_gmem(0) <= std_logic_vector(to_signed(res, DATA_W));
end procedure; -- }}}
procedure compute_median is -- {{{
variable pixel_align : integer := 0;
variable p00x, p01x, p02x, p10x, p11x, p12x, p20x, p21x, p22x : integer := 0;
variable res : unsigned(DATA_W-1 downto 0) := (others=>'0');
begin
-- print image
-- for i in 0 to size_1-1 loop
-- for j in 0 to size_0/2-1 loop
-- tmp_integer := (i*size_0 +2*j)/GMEM_N_BANK;
-- write(li, to_hstring(gmem(tmp_integer)(DATA_W-1 downto 0)));
-- swrite(li, " ");
-- write(li, to_hstring(gmem(tmp_integer)(2*DATA_W-1 downto DATA_W)));
-- swrite(li, " ");
-- end loop;
-- write(li, LF);
-- writeline(output, li);
-- end loop;
for i in 1 to size_1-2 loop
for j in 1 to size_0-2 loop
pixel_align := (j+1) mod 2;
if pixel_align = 0 then
tmp_integer := ((i-1)*size_0 +j)/GMEM_N_BANK;
p00 := unsigned(gmem(tmp_integer)(DATA_W-1 downto 0));
p01 := unsigned(gmem(tmp_integer)(2*DATA_W-1 downto DATA_W));
p02 := unsigned(gmem(tmp_integer+1)(DATA_W-1 downto 0));
tmp_integer := ((i+0)*size_0 +j)/GMEM_N_BANK;
p10 := unsigned(gmem(tmp_integer)(DATA_W-1 downto 0));
p11 := unsigned(gmem(tmp_integer)(2*DATA_W-1 downto DATA_W));
p12 := unsigned(gmem(tmp_integer+1)(DATA_W-1 downto 0));
tmp_integer := ((i+1)*size_0 +j)/GMEM_N_BANK;
p20 := unsigned(gmem(tmp_integer)(DATA_W-1 downto 0));
p21 := unsigned(gmem(tmp_integer)(2*DATA_W-1 downto DATA_W));
p22 := unsigned(gmem(tmp_integer+1)(DATA_W-1 downto 0));
else
tmp_integer := ((i-1)*size_0 +j)/GMEM_N_BANK;
p00 := unsigned(gmem(tmp_integer-1)(2*DATA_W-1 downto DATA_W));
p01 := unsigned(gmem(tmp_integer)(DATA_W-1 downto 0));
p02 := unsigned(gmem(tmp_integer)(2*DATA_W-1 downto DATA_W));
tmp_integer := ((i+0)*size_0 +j)/GMEM_N_BANK;
p10 := unsigned(gmem(tmp_integer-1)(2*DATA_W-1 downto DATA_W));
p11 := unsigned(gmem(tmp_integer)(DATA_W-1 downto 0));
p12 := unsigned(gmem(tmp_integer)(2*DATA_W-1 downto DATA_W));
tmp_integer := ((i+1)*size_0 +j)/GMEM_N_BANK;
p20 := unsigned(gmem(tmp_integer-1)(2*DATA_W-1 downto DATA_W));
p21 := unsigned(gmem(tmp_integer)(DATA_W-1 downto 0));
p22 := unsigned(gmem(tmp_integer)(2*DATA_W-1 downto DATA_W));
end if;
-- show stencil
-- write(li, to_hstring(p00)); swrite(li, " "); write(li, to_hstring(p01)); swrite(li, " "); write(li, to_hstring(p02)&LF);
-- write(li, to_hstring(p10)); swrite(li, " "); write(li, to_hstring(p11)); swrite(li, " "); write(li, to_hstring(p12)&LF);
-- write(li, to_hstring(p20)); swrite(li, " "); write(li, to_hstring(p21)); swrite(li, " "); write(li, to_hstring(p22)&LF&LF);
-- writeline(output, li);
for k in 0 to 2 loop -- rgb
-- get color values
p00x := to_integer(p00((k+1)*8-1 downto k*8));
p01x := to_integer(p01((k+1)*8-1 downto k*8));
p02x := to_integer(p02((k+1)*8-1 downto k*8));
p10x := to_integer(p10((k+1)*8-1 downto k*8));
p11x := to_integer(p11((k+1)*8-1 downto k*8));
p12x := to_integer(p12((k+1)*8-1 downto k*8));
p20x := to_integer(p20((k+1)*8-1 downto k*8));
p21x := to_integer(p21((k+1)*8-1 downto k*8));
p22x := to_integer(p22((k+1)*8-1 downto k*8));
-- sort rows
sort3(p00x, p01x, p02x);
sort3(p10x, p11x, p12x);
sort3(p20x, p21x, p22x);
-- sort columns
sort3(p00x, p10x, p20x);
sort3(p01x, p11x, p21x);
sort3(p02x, p12x, p22x);
-- sort diagonal
sort3(p00x, p11x, p22x);
-- set resulting byte value
res((k+1)*8-1 downto 8*k) := to_unsigned(p11x, 8);
end loop;
tmp_gmem(i*size_1+j) <= std_logic_vector(res);
end loop;
end loop;
end procedure; --}}}
procedure check_kernel is -- {{{
begin
for i in 0 to N_AXI-1 loop
if wvalid(i) = '1' and wready(i) = '1' then
wr_addr_int := to_integer(unsigned(wr_addr_offset(i)));
-- assert wr_addr_int /= 16#1b9b8# and wr_addr_int /= 16#1b9b9# and wr_addr_int /= 16#1b9ba# and wr_addr_int /= 16#1b9bb# and wr_addr_int /= 16#1b9bc# and wr_addr_int /= 16#1b9bd# and wr_addr_int /= 16#1b9be# and wr_addr_int /= 16#1b9bf#;
-- write(output, "0x" & to_hstring(to_signed(word_addr, 32)) & LF);
if kernel_name = bitonic or kernel_name = fft_hard or kernel_name = floydwarshall then
word_addr := wr_addr_int*2; -- index of first parameter value
else
word_addr := wr_addr_int*2-(offset+target_offset_addr)/4; -- index of first parameter value
end if;
second_word_addr := word_addr + 64*1024; -- index of the second parameter
-- assert word_addr < 64*1024 severity failure;
assert word_addr >= 0 report integer'image(word_addr) severity failure ;
byte_addr := word_addr * 4;
half_addr := word_addr * 2;
case kernel_name is
when copy =>
for k in 0 to 1 loop
must_data((k+1)*DATA_W-1 downto k*DATA_W) := std_logic_vector(to_unsigned(word_addr+k, DATA_W));
end loop;
when parallelSelection =>
for k in 0 to 1 loop
-- must_data((k+1)*DATA_W-1 downto k*DATA_W) := std_logic_vector(to_unsigned(word_addr+k, DATA_W));
must_data((k+1)*DATA_W-1 downto k*DATA_W) := std_logic_vector(to_float(word_addr+k));
end loop;
when max_half_atomic =>
must_data(DATA_W-1 downto 0) := tmp_gmem(0);
when sobel =>
when bitonic | fft_hard | median =>
must_data(DATA_W-1 downto 0) := tmp_gmem(word_addr);
-- report integer'image(word_addr);
-- report integer'image(to_integer(unsigned(tmp_gmem(word_addr))));
-- report integer'image(to_integer(unsigned(tmp_gmem(word_addr+1))));
must_data(2*DATA_W-1 downto DATA_W) := tmp_gmem(word_addr+1);
when fir_char4 =>
for k in 0 to GMEM_DATA_W/8-1 loop
res := 0;
tmp_integer := (byte_addr+k) mod 256;
for p in 0 to 12-1 loop
res := res + (tmp_integer+p)*p;
end loop;
tmp_unsigned := to_unsigned(res, DATA_W);
must_data((k+1)*GMEM_DATA_W/8-1 downto k*GMEM_DATA_W/8) := std_logic_vector(tmp_unsigned(7 downto 0));
end loop;
when fadd => -- {{{
must_data(DATA_W-1 downto 0) := to_slv( to_float(gmem(word_addr/GMEM_N_BANK)(DATA_W-1 downto 0)) +
to_float(gmem(second_word_addr/GMEM_N_BANK)(DATA_W-1 downto 0)) );
must_data(2*DATA_W-1 downto DATA_W) := to_slv(to_float(gmem(word_addr/GMEM_N_BANK)(2*DATA_W-1 downto DATA_W)) +
to_float(gmem(second_word_addr/GMEM_N_BANK)(2*DATA_W-1 downto DATA_W)) );
-- }}}
when floydwarshall => -- {{{
-- }}}
when add_float => -- {{{
must_data(DATA_W-1 downto 0) := to_slv(to_float(gmem(word_addr/GMEM_N_BANK)(DATA_W-1 downto 0)) + to_float(1));
must_data(2*DATA_W-1 downto DATA_W) := to_slv(to_float(gmem(word_addr/GMEM_N_BANK)(2*DATA_W-1 downto DATA_W)) + to_float(1));
-- }}}
when mul_float => -- {{{
must_data(DATA_W-1 downto 0) := to_slv( to_float(gmem(word_addr/GMEM_N_BANK)(DATA_W-1 downto 0)) *
to_float(gmem(second_word_addr/GMEM_N_BANK)(DATA_W-1 downto 0)) );
must_data(2*DATA_W-1 downto DATA_W) := to_slv(to_float(gmem(word_addr/GMEM_N_BANK)(2*DATA_W-1 downto DATA_W)) *
to_float(gmem(second_word_addr/GMEM_N_BANK)(2*DATA_W-1 downto DATA_W)) );
-- }}}
when mat_mul => -- {{{
colIndx := word_addr mod size_0;
rowIndx := word_addr / size_0;
res := 0;
for k in 0 to size_0-1 loop
res := res + ((rowIndx*size_0+k) mod FILL_MODULO) * ((colIndx+k*size_0)mod FILL_MODULO);
end loop;
-- res := size_0*size_0*rowIndx*colIndx + (size_0*size_0*rowIndx+colIndx)*(size_0-1)*size_0/2 + size_0*(size_0-1)*size_0*(2*size_0-1)/6;
must_data(DATA_W-1 downto 0) := std_logic_vector(to_unsigned(res, DATA_W));
colIndx := (word_addr+1) mod size_0;
rowIndx := (word_addr+1) / size_0;
res := 0;
for k in 0 to size_0-1 loop
res := res + ((rowIndx*size_0+k) mod FILL_MODULO) * ((colIndx+k*size_0)mod FILL_MODULO);
end loop;
must_data(2*DATA_W-1 downto DATA_W) := std_logic_vector(to_unsigned(res, DATA_W));
-- }}}
when fir => -- {{{
res := 0;
for p in 0 to 5-1 loop
res := res + (word_addr+p)*p;
end loop;
must_data(DATA_W-1 downto 0) := std_logic_vector(to_unsigned(res, DATA_W));
res := 0;
for p in 0 to 5-1 loop
res := res + (word_addr+p+1);
end loop;
must_data(2*DATA_W-1 downto DATA_W) := std_logic_vector(to_unsigned(res, DATA_W));
-- }}}
when xcorr => -- {{{
res := 0;
for k in 0 to size_0-1 loop
res := res + (k mod FILL_MODULO) * ((word_addr+k) mod FILL_MODULO);
end loop;
must_data(DATA_W-1 downto 0) := std_logic_vector(to_unsigned(res, DATA_W));
res := 0;
for k in 0 to size_0-1 loop
res := res + (k mod FILL_MODULO) * ((word_addr+1+k) mod FILL_MODULO);
end loop;
must_data(2*DATA_W-1 downto DATA_W) := std_logic_vector(to_unsigned(res, DATA_W));
-- }}}
when sum_atomic => -- {{{
must_data(DATA_W-1 downto 0) := std_logic_vector(to_unsigned((size_0-1)*size_0/2, DATA_W));
when others =>
report "undifined program index!" severity failure;
end case; --- }}}
if wvalid(i) = '1' and wready(i) = '1' then
case COMP_TYPE is
when 0 => -- byte {{{
for k in 0 to 7 loop
if wstrb(i)(k) = '1' and must_data((k+1)*8-1 downto k*8) /= wdata(i)((k+1)*8-1 downto k*8) then
report "wdata byte " & integer'image(k) & " on AXI " & integer'image(i) &
" data is " & integer'image(to_integer(unsigned(wdata(i)((k+1)*8-1 downto k*8)))) &
" must be " & integer'image(to_integer(unsigned(must_data((k+1)*8-1 downto k*8)))) &
" on byte Nr. " & integer'image(byte_addr)
severity failure;
end if;
if wstrb(i)(k) = '1' then
if written_addrs(byte_addr+k) = '0' then
written_count_tmp := written_count_tmp + 1;
else
-- report "double write";
end if;
written_addrs(byte_addr+k) <= '1';
end if;
end loop;
--}}}
when 1 => -- half word {{{
for k in 0 to 3 loop
assert wstrb(i)((k+1)*2-1 downto k*2) = "00" or must_data((k+1)*16-1 downto k*16) = wdata(i)((k+1)*16-1 downto k*16)
report "wdata half word " & integer'image(k) & " on AXI " & integer'image(i) severity failure;
if wstrb(i)(k*2) = '1' then
if written_addrs(half_addr+k) = '0' then
written_count_tmp := written_count_tmp + 1;
else
-- report "double write";
end if;
written_addrs(half_addr+k) <= '1';
end if;
end loop;
-- }}}
when 2 => -- word {{{
for k in 0 to 1 loop
if kernel_name = add_float or kernel_name = mul_float or kernel_name = fadd then
if wstrb(i)((k+1)*DATA_W/8-1 downto k*DATA_W) = X"F" then
if canonicalize_float(must_data((k+1)*DATA_W-1 downto k*DATA_W)) /=
canonicalize_float(wdata(i)((k+1)*DATA_W-1 downto k*DATA_W)) then
write(output, "wdata word " & integer'image(k) & " on AXI " & integer'image(i) & " is " &
"0x" & to_hstring(unsigned(wdata(i)((k+1)*DATA_W-1 downto k*DATA_W))) &
" (should be " & "0x" & to_hstring(unsigned(must_data((k+1)*DATA_W-1 downto k*DATA_W))) & ") for word_addr = " &
integer'image(word_addr+k) & LF);
if kernel_name = fadd then
write(li, to_real(to_float(gmem(word_addr/GMEM_N_BANK)((k+1)*DATA_W-1 downto k*DATA_W))));
write(li, LF);
write(li, to_real(to_float(must_data((k+1)*DATA_W-1 downto k*DATA_W))));
writeline(output, li);
else
write(output, to_hstring(gmem(word_addr/GMEM_N_BANK)((k+1)*DATA_W-1 downto k*DATA_W))&LF);
write(output, to_hstring(gmem(second_word_addr/GMEM_N_BANK)((k+1)*DATA_W-1 downto k*DATA_W))&LF);
end if;
assert false ;
-- assert false severity failure;
end if;
end if;
elsif kernel_name = fft_hard then
if wstrb(i)((k+1)*DATA_W/8-1 downto k*DATA_W) = X"F" then
if must_data((k+1)*DATA_W-1 downto k*DATA_W) /= wdata(i)((k+1)*DATA_W-1 downto k*DATA_W) then
write(output, "wdata word " & integer'image(k) & " on AXI " & integer'image(i) & " is " &
"0x" & to_hstring(unsigned(wdata(i)((k+1)*DATA_W-1 downto k*DATA_W))) &
" (should be " & "0x" & to_hstring(unsigned(must_data((k+1)*DATA_W-1 downto k*DATA_W))) & ") for word_addr = " &
integer'image(word_addr+k) & LF);
write(li, to_real(to_float(wdata(i)((k+1)*DATA_W-1 downto k*DATA_W))));
write(li, LF);
write(li, to_real(to_float(must_data((k+1)*DATA_W-1 downto k*DATA_W))));
writeline(output, li);
-- for i in 0 to 7 loop
-- swrite(li, "x= ");
-- write(li, to_real(to_float(tmp_gmem(4*i))));
-- swrite(li, ",y= ");
-- write(li, to_real(to_float(tmp_gmem(4*i+1))));
-- swrite(li, ",z= ");
-- write(li, to_real(to_float(tmp_gmem(4*i+2))));
-- swrite(li, ",m= ");
-- write(li, to_real(to_float(tmp_gmem(4*i+3))));
-- write(li, LF);
-- end loop;
-- writeline(OUTPUT, li);
-- for i in 0 to 7 loop
-- write(li, to_real(to_float(tmp_gmem(2*i))));
-- swrite(li, " +j ");
-- write(li, to_real(to_float(tmp_gmem(2*i+1))));
-- write(li, LF);
-- end loop;
-- writeline(OUTPUT, li);
if must_data((k+1)*DATA_W-1 downto k*DATA_W+18) /= wdata(i)((k+1)*DATA_W-1 downto k*DATA_W+18) then
-- ignore some lsbs
assert false severity failure;
end if;
end if;
end if;
elsif kernel_name /= sum_atomic then
if wstrb(i)((k+1)*DATA_W/8-1 downto k*DATA_W) = X"F" and
must_data((k+1)*DATA_W-1 downto k*DATA_W) /= wdata(i)((k+1)*DATA_W-1 downto k*DATA_W) then
write(output, "wdata word " & integer'image(k) & " on AXI " & integer'image(i) & " is " &
integer'image(to_integer(unsigned(wdata(i)((k+1)*DATA_W-1 downto k*DATA_W)))) &
" (should be " & integer'image(to_integer(unsigned(must_data((k+1)*DATA_W-1 downto k*DATA_W)))) & ") for word_addr = " &
integer'image(word_addr+k) & LF);
assert false severity failure;
end if;
end if;
if wstrb(i)(k*DATA_W/8) = '1' then
if written_addrs(word_addr+k) = '0' then
written_count_tmp := written_count_tmp + 1;
else
-- report "double write";
end if;
written_addrs(word_addr+k) <= '1';
end if;
end loop;
-- }}}
when others =>
report "undefined computation type!" severity failure;
end case;
end if;
end if;
end loop;
end procedure;
procedure check_written_count(num: integer) is
begin
if written_count = num then
if STAT = 0 then
report "Kernel finished successfully! Size was :"&integer'image(num);
end if;
else
report "XXXXXXXXXXXXXXXXXXXX NOT ALL RESULTS ARE WRITTEN XXXXXXXXXXXXXXXXXX ! Size was :"&integer'image(num)& " written are: "&integer'image(written_count);
for i in 0 to num-1 loop
assert written_addrs(i) = '1' report "The address "&integer'image(i)&" is not written" severity failure;
end loop;
assert false severity failure;
end if;
end procedure;
-- }}}
begin
if rising_edge(clk) then
written_count_tmp := 0;
check_kernel;
new_kernel_d0 <= new_kernel;
new_kernel_d1 <= new_kernel_d0;
if new_kernel = '1' then
written_count <= 0;
written_addrs <= (others=>'0');
if kernel_name = bitonic then
for i in 0 to 2**16-1 loop
tmp_gmem(i) <= std_logic_vector(to_unsigned(i, 32));
end loop;
nStages := 1;
tmp_integer := 1;
while tmp_integer < size_0 loop
tmp_integer := tmp_integer * 2;
nStages := nStages + 1;
end loop;
stageIndx := 0;
passIndx := 0;
elsif kernel_name = fft_hard then
nStages := 1;
tmp_integer := 1;
while tmp_integer < size_0 loop
tmp_integer := tmp_integer * 2;
nStages := nStages + 1;
end loop;
stageIndx := 0;
-- with bit reverse
for i in 0 to size_0*2-1 loop
tmp_unsigned := to_unsigned(i, 32);
for j in 0 to nStages/2 loop
tmp_std_logic := tmp_unsigned(nStages-1-j);
tmp_unsigned(nStages-1-j) := tmp_unsigned(j);
tmp_unsigned(j) := tmp_std_logic;
end loop;
tmp_gmem(2*to_integer(tmp_unsigned)) <= to_slv(to_float(i mod 4)); -- real part
tmp_gmem(2*to_integer(tmp_unsigned)+1) <= (others=>'0'); -- imaginary part
end loop;
end if;
else
written_count <= written_count + written_count_tmp;
if new_kernel_d0 = '1' then
if kernel_name = bitonic then
bitonic_round;
if passIndx = stageIndx then
passIndx := 0;
stageIndx := stageIndx + 1;
else
passIndx := passIndx + 1;
end if;
elsif kernel_name = fft_hard then
-- report "tmp_gmem = ";
-- for i in 0 to 7 loop
-- write(li, to_real(to_float(tmp_gmem(2*i))));
-- swrite(li, " +j ");
-- write(li, to_real(to_float(tmp_gmem(2*i+1))));
-- write(li, LF);
-- end loop;
-- writeline(OUTPUT, li);
fft_round;
stageIndx := stageIndx + 1;
elsif kernel_name = median then
compute_median;
elsif kernel_name = max_half_atomic then
compute_max_half_atomic;
end if;
end if;
end if;
if finished_kernel = '1' then
if kernel_name = bitonic then
-- if passIndx /= 1 then
if kernel_name = bitonic then
bitonic_round;
else
bitonic_float_round;
end if;
-- end if;
if passIndx = stageIndx then
passIndx := 0;
stageIndx := stageIndx + 1;
else
passIndx := passIndx + 1;
end if;
elsif kernel_name = fft_hard then
fft_round;
stageIndx := stageIndx + 1;
elsif kernel_name = sum_atomic or kernel_name = max_half_atomic then
assert must_data(DATA_W-1 downto 0) = gmem(65536)(DATA_W-1 downto 0)
report "result is " & integer'image(to_integer(unsigned(gmem(65536)(DATA_W-1 downto 0))))& " (must be " &
integer'image(to_integer(unsigned(must_data(DATA_W-1 downto 0)))) & ")"
severity failure;
-- report "wdata word " & integer'image(k) & " on AXI " & integer'image(i) & " is " &
-- integer'image(to_integer(unsigned(wdata(i)((k+1)*DATA_W-1 downto k*DATA_W)))) &
-- " (should be " & integer'image(to_integer(unsigned(must_data((k+1)*DATA_W-1 downto k*DATA_W)))) & ") for word_addr = " &
-- integer'image(word_addr+k) severity failure;
-- report integer'image(to_integer(unsigned(must_data(DATA_W-1 downto 0))));
check_written_count(1);
else
if COMP_TYPE = 0 then -- byte mode
check_written_count(size_0*size_1*4);
elsif kernel_name = median then
check_written_count(size_0*size_1-2*(size_0-1)-2*(size_1-1)); -- no write for edge pixels
else
check_written_count(size_0*size_1);
end if;
end if;
end if;
-- write(li, std_logic_vector(wr_addr_offset(0)));
-- writeline(OUTPUT, li);
-- report "written addr: " & integer'image(2*(wr_addr_int-16#400#));
end if;
end process;
---------------------------------------------------------------------------------------------------------}}}
-- performance measurements ------------------------------------------------------------------------------{{{
perf_count: if STAT = 1 generate
process(clk)
-- variable n_empty_bytes, n_written_bytes : natural := 0;
-- variable empty_bytes_percentage: real := 0.0;
variable min_n_bursts, n_wr_increase, n_rd_increase : real := 0.0;
variable min_n_read_bursts, min_n_write_bursts : real := 0.0;
variable n_wr_bursts, n_rd_bursts : natural := 0;
variable size, data_size_word : natural := 0;
begin
if rising_edge(clk) then
if finished_kernel = '1' then
if kernel_name = sum_atomic or kernel_name = max_half_atomic then
data_size_word := problemSize;
-- empty_bytes_percentage := real(n_empty_bytes)/real(n_written_bytes);
-- report "# of written empty bytes = " & integer'image(n_empty_bytes);
-- report "# of written bytes = " & integer'image(n_written_bytes);
min_n_read_bursts := ceil(real(data_size_word)/real(GMEM_N_BANK)/real(to_integer(unsigned(mx_arlen_awlen)+1))); -- smallest number of bursts need ti finish the task
min_n_write_bursts := ceil(real(1)/real(GMEM_N_BANK)/real(to_integer(unsigned(mx_arlen_awlen)+1)));
n_wr_increase := real(n_wr_bursts)/min_n_write_bursts*100.0 - 100.0;
n_rd_increase := real(n_rd_bursts)/min_n_read_bursts*100.0 - 100.0;
report "Problem size= "&integer'image(data_size_word) & ", # WR Bursts= " & integer'image(n_wr_bursts) & " (+" & integer'image(integer(n_wr_increase)) &"%)" &
", # RD Bursts= " & integer'image(n_rd_bursts) & " (+" & integer'image(integer(n_rd_increase)) &"%)";
-- n_empty_bytes := 0;
-- n_written_bytes := 0;
n_wr_bursts := 0;
n_rd_bursts := 0;
elsif kernel_name /= bitonic and kernel_name /= fft_hard then
size := size_0*size_1;
if COMP_TYPE = 0 then -- byte
data_size_word := size_0*size_1 / 4;
elsif COMP_TYPE = 1 then -- half word
data_size_word := size_0*size_1 / 2;
else -- word
data_size_word := size_0*size_1;
end if;
-- empty_bytes_percentage := real(n_empty_bytes)/real(n_written_bytes);
-- report "# of written empty bytes = " & integer'image(n_empty_bytes);
-- report "# of written bytes = " & integer'image(n_written_bytes);
min_n_bursts := ceil(real(data_size_word)/real(GMEM_N_BANK)/real(to_integer(unsigned(mx_arlen_awlen)+1))); -- smallest number of bursts need ti finish the task
n_wr_increase := real(n_wr_bursts)/min_n_bursts*100.0 - 100.0;
n_rd_increase := real(n_rd_bursts)/min_n_bursts*100.0 - 100.0;
-- report "Size= "&integer'image(data_size_word) &", Empty written bytes = " & integer'image(integer(empty_bytes_percentage)) & " %"&", # Bursts= " &
-- integer'image(n_wr_bursts) & " (+" & integer'image(integer(n_wr_increase)) &" %)";
report "Size= "&integer'image(size) & ", # WR Bursts= " & integer'image(n_wr_bursts) & " (+" & integer'image(integer(n_wr_increase)) &"%)" &
", # RD Bursts= " & integer'image(n_rd_bursts) & " (+" & integer'image(integer(n_rd_increase)) &"%)";
-- n_empty_bytes := 0;
-- n_written_bytes := 0;
n_wr_bursts := 0;
n_rd_bursts := 0;
end if;
else
for i in 0 to N_AXI-1 loop
if awvalid(i) = '1' and awready(i) = '1' then
n_wr_bursts := n_wr_bursts + 1;
end if;
if arvalid(i) = '1' and arready(i) = '1' then
n_rd_bursts := n_rd_bursts + 1;
end if;
-- if wvalid(i) = '1' then
-- for j in 0 to GMEM_DATA_W/8-1 loop
-- if wstrb(i)(j) = '1' then
-- -- n_written_bytes := n_written_bytes + 1;
-- else
-- -- n_empty_bytes := n_empty_bytes + 1;
-- end if;
-- end loop;
-- end if;
end loop;
end if;
end if;
end process;
end generate;
---------------------------------------------------------------------------------------------------------}}}
---------------------------------------------------------------------------------------------------------- }}}
end Behavioral;
| gpl-3.0 | 19dca3e367c2a6f003171ca0e3ed8a9b | 0.500943 | 3.425748 | false | false | false | false |
wltr/cern-fgclite | critical_fpga/src/rtl/cf_top.vhd | 1 | 14,885 | -------------------------------------------------------------------------------
--! @file cf_top.vhd
--! @author Johannes Walter <[email protected]>
--! @copyright CERN TE-EPC-CCE
--! @date 2014-05-06
--! @brief FGClite Critical FPGA (CF) top-level.
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.ab_pkg.all;
use work.nf_pkg.all;
use work.xf_pkg.all;
use work.sram_pkg.all;
--! @brief Entity declaration of cf_top
--! @details
--! The top-level component for the Critical FPGA implementation.
entity cf_top is
port (
--! @name Clock and resets
--! @{
--! System clock
clk_i : in std_ulogic;
--! Power-on reset
po_rst_i : inout std_logic;
--! Push-button reset
pb_rst_n_i : in std_ulogic;
--! NF reset
nf_rst_n_i : in std_ulogic;
--! @}
--! @name LEDs
--! @{
--! Red LEDs
leds_red_n_o : out std_ulogic_vector(5 downto 0);
--! Green LEDs
leds_green_n_o : out std_ulogic_vector(5 downto 0);
--! Test LEDs
leds_test_n_i : in std_ulogic;
--! @}
--! @name Power converter interface
--! @{
--! Power converter commands
conv_cmd_o : out std_ulogic_vector(7 downto 0);
--! Power converter status
conv_stat_i : in std_ulogic_vector(15 downto 0);
--! @}
--! @name External SRAM interface
--! @{
--! Address
sram_addr_o : out std_ulogic_vector(19 downto 0);
--! Control signals (CS2, OE, LB, UB, BYTE, CS1, WE)
sram_ctrl_o : out std_ulogic_vector(6 downto 0);
--! Data bus
sram_data_io : inout std_logic_vector(15 downto 0);
--! @}
--! @name Optical interface
--! @{
--! Optical input
optical_i : in std_ulogic_vector(1 downto 0);
--! @}
--! @name Analogue board interface
--! @{
--! Stop temperature control
ab_temp_stop_o : out std_ulogic;
--! Power control
ab_pwr_on_n_o : out std_ulogic;
--! @}
--! @name Analogue board calibration multiplexer (only one can be active)
--! @{
--! Set calibration source to DAC
ab_cal_dac_o : out std_ulogic;
--! Set calibration source to GND
ab_cal_offset_o : out std_ulogic;
--! Set calibration source to +VREF
ab_cal_vref_p_o : out std_ulogic;
--! Set calibration source to -VREF
ab_cal_vref_n_o : out std_ulogic;
--! @}
--! @name Analogue board DAC interface
--! @{
--! DAC data
ab_dac_din_o : out std_ulogic;
--! DAC clock
ab_dac_sclk_o : out std_ulogic;
--! DAC chip-select
ab_dac_cs_o : out std_ulogic;
--! @}
--! @name Analogue board ADC V_MEAS
--! @{
--! ADC V_MEAS bit streams M1 and M0
ab_adc_vs_i : in std_ulogic_vector(1 downto 0);
--! ADC V_MEAS bit stream clock
ab_adc_vs_clk_i : in std_ulogic;
--! ADC V_MEAS reset (active-low)
ab_adc_vs_rst_n_o : out std_ulogic;
--! Calibrate ADC V_MEAS
ab_sw_in_vs_o : out std_ulogic;
--! @}
--! @name Analogue board ADC I_A
--! @{
--! ADC I_A bit streams M1 and M0
ab_adc_a_i : in std_ulogic_vector(1 downto 0);
--! ADC I_A bit stream clock
ab_adc_a_clk_i : in std_ulogic;
--! ADC I_A reset (active-low)
ab_adc_a_rst_n_o : out std_ulogic;
--! Calibrate ADC I_A
ab_sw_in_a_o : out std_ulogic;
--! @}
--! @name Analogue board ADC I_B
--! @{
--! ADC I_B bit streams M1 and M0
ab_adc_b_i : in std_ulogic_vector(1 downto 0);
--! ADC I_B bit stream clock
ab_adc_b_clk_i : in std_ulogic;
--! ADC I_B reset (active-low)
ab_adc_b_rst_n_o : out std_ulogic;
--! Calibrate ADC I_B
ab_sw_in_b_o : out std_ulogic;
--! @}
--! @name Interlocks
--! @{
--! Interlock inputs
interlock_i : in std_ulogic_vector(1 downto 0);
--! Interlock outputs
interlock_o : out std_ulogic_vector(1 downto 0);
--! @}
--! @name PF interface
--! @{
--! Send power cycle request to PF
pf_req_n_o : out std_ulogic;
--! Enable power down on PF
pf_pwr_dwn_en_o : out std_ulogic;
--! Failure flag from PF
pf_pwr_flr_i : in std_ulogic;
--! Power down signal from PF
pf_pwr_dwn_i : in std_ulogic;
--! @}
--! @name NF interface
--! @{
--! NF received FGClite CMD 0
nf_cmd_0_i : in std_ulogic;
--! NF transmitter ready
nf_tx_rdy_i : in std_ulogic;
--! NanoFIP status byte - bit 5
nf_r_fcser_i : in std_ulogic;
--! NanoFIP status byte - bit 4
nf_r_tler_i : in std_ulogic;
--! NanoFIP status byte - bit 2
nf_u_cacer_i : in std_ulogic;
--! NanoFIP status byte - bit 3
nf_u_pacer_i : in std_ulogic;
--! @}
--! @name 3-wire serial receiver from NF
--! @{
--! Frame
nf_rx_frame_i : in std_ulogic;
--! Bit enable
nf_rx_bit_en_i : in std_ulogic;
--! Data
nf_rx_i : in std_ulogic;
--! @}
--! @name 3-wire serial transmitter to NF
--! @{
--! Frame
nf_tx_frame_o : out std_ulogic;
--! Bit enable
nf_tx_bit_en_o : out std_ulogic;
--! Data
nf_tx_o : out std_ulogic;
--! @}
--! @name 2 x 3-wire serial receiver from XF
--! @{
--! Frame
xf_rx_frame_i : in std_ulogic_vector(1 downto 0);
--! Bit enable
xf_rx_bit_en_i : in std_ulogic_vector(1 downto 0);
--! Data
xf_rx_i : in std_ulogic_vector(1 downto 0);
--! @}
--! @name Control signals to XF
--! @{
--! Trigger DIM bus readout
xf_dim_trig_o : out std_ulogic;
--! Reset all DIMs on bus
xf_dim_rst_o : out std_ulogic;
--! Trigger 1-wire bus readout
xf_ow_trig_o : out std_ulogic;
--! 1-wire bus select
xf_ow_bus_sel_o : out std_ulogic_vector(2 downto 0);
--! @}
--! @name Auxiliary interface (UART to diagnostics connector)
--! @{
--! Input
aux_i : in std_ulogic;
--! Output
aux_o : out std_ulogic;
--! @}
--! @name Debugging
--! @{
--! Serial receiver
debug_rx_i : in std_ulogic;
--! Serial transmitter
debug_tx_o : out std_ulogic;
--! Debugging probe
debug_probe_o : out std_ulogic);
--! @}
end entity cf_top;
--! RTL implementation of cf_top
architecture rtl of cf_top is
---------------------------------------------------------------------------
--! @name Internal Wires
---------------------------------------------------------------------------
--! @{
-- Safe reset generation
signal po_rst_n : std_ulogic;
signal pb_rst_n : std_ulogic;
signal nf_rst_n : std_ulogic;
signal rst_n : std_ulogic;
-- Input synchronization and glitch filter
signal leds_test_n_syn : std_ulogic;
signal conv_stat_syn : std_ulogic_vector(15 downto 0);
signal optical_syn : std_ulogic_vector(1 downto 0);
signal interlock_syn : std_ulogic_vector(1 downto 0);
signal pf_pwr_flr_syn : std_ulogic;
signal pf_pwr_dwn_syn : std_ulogic;
signal aux_syn : std_ulogic;
signal debug_rx_syn : std_ulogic;
-- External SRAM interface
signal sram_in : sram_in_t;
signal sram_out : sram_out_t;
-- Analogue board interface
signal ab_in : ab_in_t;
signal ab_out : ab_out_t;
-- NanoFIP interface
signal nf_in : nf_in_t;
signal nf_out : nf_out_t;
-- Auxiliary FPGA interface
signal xf_in : xf_in_t;
signal xf_out : xf_out_t;
--! @}
begin -- architecture rtl
---------------------------------------------------------------------------
-- Outputs
---------------------------------------------------------------------------
-- External SRAM interface
sram_data_io <= std_logic_vector(sram_out.data) when sram_out.we_n = '0' else (others => 'Z');
sram_addr_o <= sram_out.addr;
sram_ctrl_o(0) <= sram_out.we_n;
sram_ctrl_o(1) <= sram_out.cs1_n;
sram_ctrl_o(2) <= sram_out.byte_n;
sram_ctrl_o(3) <= sram_out.ue_n;
sram_ctrl_o(4) <= sram_out.le_n;
sram_ctrl_o(5) <= sram_out.oe_n;
sram_ctrl_o(6) <= sram_out.cs2;
-- Analogue board interface
ab_temp_stop_o <= ab_out.temp_stop;
ab_pwr_on_n_o <= ab_out.pwr_on_n;
ab_cal_dac_o <= ab_out.cal_dac;
ab_cal_offset_o <= ab_out.cal_offset;
ab_cal_vref_p_o <= ab_out.cal_vref_p;
ab_cal_vref_n_o <= ab_out.cal_vref_n;
ab_dac_din_o <= ab_out.dac_din;
ab_dac_sclk_o <= ab_out.dac_sclk;
ab_dac_cs_o <= ab_out.dac_cs;
ab_adc_vs_rst_n_o <= ab_out.adc_vs_rst_n;
ab_sw_in_vs_o <= ab_out.sw_in_vs;
ab_adc_a_rst_n_o <= ab_out.adc_a_rst_n;
ab_sw_in_a_o <= ab_out.sw_in_a;
ab_adc_b_rst_n_o <= ab_out.adc_b_rst_n;
ab_sw_in_b_o <= ab_out.sw_in_b;
-- NanoFIP interface
nf_tx_frame_o <= nf_out.tx_frame;
nf_tx_bit_en_o <= nf_out.tx_bit_en;
nf_tx_o <= nf_out.tx;
-- Auxiliary FPGA interface
xf_dim_trig_o <= xf_out.dim_trig;
xf_dim_rst_o <= xf_out.dim_rst;
xf_ow_trig_o <= xf_out.ow_trig;
xf_ow_bus_sel_o <= xf_out.ow_bus_select;
---------------------------------------------------------------------------
-- Signal Assignments
---------------------------------------------------------------------------
-- Safe reset generation
rst_n <= po_rst_n and pb_rst_n and nf_rst_n;
---------------------------------------------------------------------------
-- Instances
---------------------------------------------------------------------------
--! Power-on reset generation for Microsemi devices
po_reset_inst : entity work.microsemi_reset_generator
generic map (
num_delay_g => 4,
active_g => '0')
port map (
clk_i => clk_i,
rst_asy_io => po_rst_i,
rst_o => po_rst_n);
--! Safe push-button reset generation
pb_reset_inst : entity work.reset_generator
generic map (
num_delay_g => 4,
active_g => '0')
port map (
clk_i => clk_i,
rst_asy_i => pb_rst_n_i,
rst_o => pb_rst_n);
--! Safe NF reset generation
nf_reset_inst : entity work.reset_generator
generic map (
num_delay_g => 4,
active_g => '0')
port map (
clk_i => clk_i,
rst_asy_i => nf_rst_n_i,
rst_o => nf_rst_n);
--! Input synchronization and glitch filter for power converter status
ext_inputs_inst_0 : entity work.external_inputs
generic map (
init_value_g => '0',
num_inputs_g => conv_stat_i'length)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_n,
rst_syn_i => '0',
sig_i => conv_stat_i,
sig_o => conv_stat_syn);
--! Input synchronization and glitch filter for SRAM data
ext_inputs_inst_1 : entity work.external_inputs
generic map (
init_value_g => '0',
num_inputs_g => sram_data_io'length)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_n,
rst_syn_i => '0',
sig_i => std_ulogic_vector(sram_data_io),
sig_o => sram_in.data);
--! Input synchronization and glitch filter for all other inputs
ext_inputs_inst_2 : entity work.external_inputs
generic map (
init_value_g => '0',
num_inputs_g => 33)
port map (
clk_i => clk_i,
rst_asy_n_i => rst_n,
rst_syn_i => '0',
sig_i(0) => leds_test_n_i,
sig_i(1) => optical_i(0),
sig_i(2) => optical_i(1),
sig_i(3) => ab_adc_vs_i(0),
sig_i(4) => ab_adc_vs_i(1),
sig_i(5) => ab_adc_vs_clk_i,
sig_i(6) => ab_adc_a_i(0),
sig_i(7) => ab_adc_a_i(1),
sig_i(8) => ab_adc_a_clk_i,
sig_i(9) => ab_adc_b_i(0),
sig_i(10) => ab_adc_b_i(1),
sig_i(11) => ab_adc_b_clk_i,
sig_i(12) => interlock_i(0),
sig_i(13) => interlock_i(1),
sig_i(14) => pf_pwr_flr_i,
sig_i(15) => pf_pwr_dwn_i,
sig_i(16) => nf_cmd_0_i,
sig_i(17) => nf_tx_rdy_i,
sig_i(18) => nf_r_fcser_i,
sig_i(19) => nf_r_tler_i,
sig_i(20) => nf_u_cacer_i,
sig_i(21) => nf_u_pacer_i,
sig_i(22) => nf_rx_frame_i,
sig_i(23) => nf_rx_bit_en_i,
sig_i(24) => nf_rx_i,
sig_i(25) => xf_rx_frame_i(0),
sig_i(26) => xf_rx_frame_i(1),
sig_i(27) => xf_rx_bit_en_i(0),
sig_i(28) => xf_rx_bit_en_i(1),
sig_i(29) => xf_rx_i(0),
sig_i(30) => xf_rx_i(1),
sig_i(31) => aux_i,
sig_i(32) => debug_rx_i,
sig_o(0) => leds_test_n_syn,
sig_o(1) => optical_syn(0),
sig_o(2) => optical_syn(1),
sig_o(3) => ab_in.adc_vs(0),
sig_o(4) => ab_in.adc_vs(1),
sig_o(5) => ab_in.adc_vs_clk,
sig_o(6) => ab_in.adc_a(0),
sig_o(7) => ab_in.adc_a(1),
sig_o(8) => ab_in.adc_a_clk,
sig_o(9) => ab_in.adc_b(0),
sig_o(10) => ab_in.adc_b(1),
sig_o(11) => ab_in.adc_b_clk,
sig_o(12) => interlock_syn(0),
sig_o(13) => interlock_syn(1),
sig_o(14) => pf_pwr_flr_syn,
sig_o(15) => pf_pwr_dwn_syn,
sig_o(16) => nf_in.cmd_0,
sig_o(17) => nf_in.tx_rdy,
sig_o(18) => nf_in.r_fcser,
sig_o(19) => nf_in.r_tler,
sig_o(20) => nf_in.u_cacer,
sig_o(21) => nf_in.u_pacer,
sig_o(22) => nf_in.rx_frame,
sig_o(23) => nf_in.rx_bit_en,
sig_o(24) => nf_in.rx,
sig_o(25) => xf_in.rx_frame(0),
sig_o(26) => xf_in.rx_frame(1),
sig_o(27) => xf_in.rx_bit_en(0),
sig_o(28) => xf_in.rx_bit_en(1),
sig_o(29) => xf_in.rx(0),
sig_o(30) => xf_in.rx(1),
sig_o(31) => aux_syn,
sig_o(32) => debug_rx_syn);
--! CF core component
cf_inst : entity work.cf
port map (
clk_i => clk_i,
rst_asy_n_i => rst_n,
rst_syn_i => '0',
leds_red_n_o => leds_red_n_o,
leds_green_n_o => leds_green_n_o,
leds_test_n_i => leds_test_n_syn,
conv_cmd_o => conv_cmd_o,
conv_stat_i => conv_stat_syn,
sram_i => sram_in,
sram_o => sram_out,
optical_i => optical_syn,
ab_i => ab_in,
ab_o => ab_out,
interlock_i => interlock_syn,
interlock_o => interlock_o,
pf_req_n_o => pf_req_n_o,
pf_pwr_dwn_en_o => pf_pwr_dwn_en_o,
pf_pwr_flr_i => pf_pwr_flr_syn,
pf_pwr_dwn_i => pf_pwr_dwn_syn,
nf_i => nf_in,
nf_o => nf_out,
xf_i => xf_in,
xf_o => xf_out,
aux_i => aux_syn,
aux_o => aux_o,
debug_rx_i => debug_rx_syn,
debug_tx_o => debug_tx_o,
debug_probe_o => debug_probe_o);
end architecture rtl;
| mit | 3df2efea406024b113a7867e3160bfb0 | 0.494189 | 2.930695 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_4CUs_6Stations_8Banks.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 2; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 6;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 0;
constant FADD_IMPLEMENT : integer := 1;
constant FMUL_IMPLEMENT : integer := 1;
constant FDIV_IMPLEMENT : integer := 0;
constant FSQRT_IMPLEMENT : integer := 1;
constant UITOFP_IMPLEMENT : integer := 1;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | d98562cbe414ad065cbebe0db2beaf9a | 0.567707 | 3.729005 | false | false | false | false |
preusser/q27 | src/vhdl/PoC/sync/sync_Bits_Xilinx.vhdl | 2 | 4,417 | -- EMACS settings: -*- tab-width: 2; indent-tabs-mode: t -*-
-- vim: tabstop=2:shiftwidth=2:noexpandtab
-- kate: tab-width 2; replace-tabs off; indent-width 2;
--
-- ============================================================================
-- Authors: Patrick Lehmann
--
-- Module: sync_Bits_Xilinx
--
-- Description:
-- ------------------------------------
-- This is a multi-bit clock-domain-crossing circuit optimized for Xilinx FPGAs.
-- It utilizes two 'FD' instances from UniSim.vComponents. If you need a
-- platform independent version of this synchronizer, please use
-- 'PoC.misc.sync.sync_Flag', which internally instantiates this module if
-- a Xilinx FPGA is detected.
--
-- ATTENTION:
-- Use this synchronizer only for long time stable signals (flags).
--
-- CONSTRAINTS:
-- This relative placement of the internal sites is constrained by RLOCs.
--
-- Xilinx ISE UCF or XCF file:
-- NET "*_async" TIG;
-- INST "*FF1_METASTABILITY_FFS" TNM = "METASTABILITY_FFS";
-- TIMESPEC "TS_MetaStability" = FROM FFS TO "METASTABILITY_FFS" TIG;
--
-- Xilinx Vivado xdc file:
-- TODO
-- TODO
--
-- License:
-- ============================================================================
-- Copyright 2007-2015 Technische Universitaet Dresden - Germany
-- Chair for VLSI-Design, Diagnostics and Architecture
--
-- Licensed under the Apache License, Version 2.0 (the "License");
-- you may not use this file except in compliance with the License.
-- You may obtain a copy of the License at
--
-- http://www.apache.org/licenses/LICENSE-2.0
--
-- Unless required by applicable law or agreed to in writing, software
-- distributed under the License is distributed on an "AS IS" BASIS,
-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-- See the License for the specific language governing permissions and
-- limitations under the License.
-- ============================================================================
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity sync_Bits_Xilinx is
generic (
BITS : POSITIVE := 1; -- number of bit to be synchronized
INIT : STD_LOGIC_VECTOR := x"00000000" -- initialitation bits
);
port (
Clock : in STD_LOGIC; -- Clock to be synchronized to
Input : in STD_LOGIC_VECTOR(BITS - 1 downto 0); -- Data to be synchronized
Output : out STD_LOGIC_VECTOR(BITS - 1 downto 0) -- synchronised data
);
end entity;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
entity sync_Bit_Xilinx is
generic (
INIT : BIT -- initialitation bit
);
port (
Clock : in STD_LOGIC; -- Clock to be synchronized to
Input : in STD_LOGIC; -- Data to be synchronized
Output : out STD_LOGIC -- synchronised data
);
end entity;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
library PoC;
use PoC.utils.ALL;
architecture rtl of sync_Bits_Xilinx is
constant INIT_I : BIT_VECTOR := to_bitvector(resize(descend(INIT), BITS));
begin
gen : for i in 0 to BITS - 1 generate
Sync : entity PoC.sync_Bit_Xilinx
generic map (
INIT => INIT_I(i)
)
port map (
Clock => Clock,
Input => Input(i),
Output => Output(i)
);
end generate;
end architecture;
library IEEE;
use IEEE.STD_LOGIC_1164.all;
library UniSim;
use UniSim.vComponents.all;
architecture rtl of sync_Bit_Xilinx is
attribute ASYNC_REG : STRING;
attribute SHREG_EXTRACT : STRING;
attribute RLOC : STRING;
signal Data_async : STD_LOGIC;
signal Data_meta : STD_LOGIC;
signal Data_sync : STD_LOGIC;
-- Mark register Data_async's input as asynchronous
attribute ASYNC_REG of Data_meta : signal is "TRUE";
-- Prevent XST from translating two FFs into SRL plus FF
attribute SHREG_EXTRACT of Data_meta : signal is "NO";
attribute SHREG_EXTRACT of Data_sync : signal is "NO";
-- Assign synchronization FF pairs to the same slice -> minimal routing delay
attribute RLOC of Data_meta : signal is "X0Y0";
attribute RLOC of Data_sync : signal is "X0Y0";
begin
Data_async <= Input;
FF1_METASTABILITY_FFS : FD
generic map (
INIT => INIT
)
port map (
C => Clock,
D => Data_async,
Q => Data_meta
);
FF2 : FD
generic map (
INIT => INIT
)
port map (
C => Clock,
D => Data_meta,
Q => Data_sync
);
Output <= Data_sync;
end architecture;
| agpl-3.0 | d99da8cec4ee3305cbb33c31e35dc377 | 0.623727 | 3.379495 | false | false | false | false |
malkadi/FGPU | RTL/loc_indcs_generator.vhd | 1 | 15,098 | -- libraries -------------------------------------------------------------------------------------------{{{
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library work;
use work.all;
use work.FGPU_definitions.all;
---------------------------------------------------------------------------------------------------------}}}
entity loc_indcs_generator is
-- ports {{{
port(
start : in std_logic;
finish : out std_logic := '0'; --state signal
clear_finish : in std_logic;
n_wf_wg_m1 : in unsigned(N_WF_CU_W-1 downto 0);
wg_size_d0 : in integer range 0 to WG_MAX_SIZE := 0;
wg_size_d1 : in integer range 0 to WG_MAX_SIZE := 0;
wg_size_d2 : in integer range 0 to WG_MAX_SIZE := 0;
wrAddr : out unsigned(RTM_ADDR_W-2 downto 0) := (others => '0'); --additional -1 is to exclude the MSB about local_indcs or wg_offset
we : out std_logic := '0';
wrData : out unsigned(RTM_DATA_W-1 downto 0) := (others => '0');
clk, nrst : in std_logic
);
-- }}}
end loc_indcs_generator;
architecture Behavioral of loc_indcs_generator is
-- internal signals {{{{
signal finish_i : std_logic := '0';
-- }}}
-- signal definitions {{{
type state_type is (idle, start_d0_gen, start_d1_gen, start_d2_gen, store_inc_d0, store_inc_d1, store_inc_d2, check);
signal state, nstate: state_type := idle;
type state_dx_type is (idle, inc, empty_wg_size);
signal state_d0, nstate_d0 : state_dx_type := idle;
signal state_d1, nstate_d1 : state_dx_type := idle;
signal state_d2, nstate_d2 : state_dx_type := idle;
-- signal we_d0, we_d1, we_d2 : std_logic_vector(CV_SIZE/2-1 downto 0) := (others => '0');
signal we_d0, we_d1, we_d2 : std_logic_vector(3 downto 0) := (others => '0');
signal count, count_n : unsigned(RTM_ADDR_W-2-1 downto 0) := (others => '0'); -- the (-2) is to exclude the 2 bits about the dimension
signal d0, d1, d2, d0_n, d1_n, d2_n : unsigned(RTM_DATA_W-1 downto 0) := (others=>'0');
signal d0_count_1, d0_count_1_n : unsigned(WG_SIZE_W-1 downto 0) := (others => '0');
signal d1_count_1, d1_count_1_n : unsigned(WG_SIZE_W-1 downto 0) := (others => '0');
signal d2_count_1, d2_count_1_n : unsigned(WG_SIZE_W-1 downto 0) := (others => '0');
signal d0_count_2, d0_count_2_n : unsigned(WG_SIZE_W-1 downto 0) := (others => '0');
signal d1_count_2, d1_count_2_n : unsigned(WG_SIZE_W-1 downto 0) := (others => '0');
signal d2_count_2, d2_count_2_n : unsigned(WG_SIZE_W-1 downto 0) := (others => '0');
signal d0_count_1_ov, d1_count_1_ov_n : std_logic := '0';
signal d0_count_2_ov, d1_count_2_ov_n : std_logic := '0';
signal d1_count_1_ov, d0_count_1_ov_n : std_logic := '0';
signal d1_count_2_ov, d0_count_2_ov_n : std_logic := '0';
signal start_d0, start_d1, start_d2 : std_logic := '0';
signal stop_d0, stop_d1, stop_d2 : std_logic := '0';
signal wrAddr_sel_dim : unsigned(1 downto 0) := (others => '0');
signal wg_size_m1_d0 : unsigned(WG_SIZE_W downto 0) := (others=>'0');
signal wg_size_m1_d1 : unsigned(WG_SIZE_W downto 0) := (others=>'0');
signal wg_size_m1_d2 : unsigned(WG_SIZE_W downto 0) := (others=>'0');
-- next signals
-- signal we_d0_n, we_d1_n, we_d2_n : std_logic_vector(CV_SIZE/2-1 downto 0) := (others => '0');
signal we_d0_n, we_d1_n, we_d2_n : std_logic_vector(3 downto 0) := (others => '0');
signal finish_n : std_logic := '0';
-- }}}
begin
-- fixed assignments & internal signals ------------------------------------------------------------------{{{
wrAddr(wrAddr'high downto wrAddr'high-1) <= wrAddr_sel_dim; --alias
wrAddr(wrAddr'high-2 downto 0) <= count(wrAddr'high-2 downto 0); --alias
wg_size_m1_d0 <= to_unsigned(wg_size_d0, WG_SIZE_W+1) - 1;
wg_size_m1_d1 <= to_unsigned(wg_size_d1, WG_SIZE_W+1) - 1;
wg_size_m1_d2 <= to_unsigned(wg_size_d2, WG_SIZE_W+1) - 1;
finish <= finish_i;
---------------------------------------------------------------------------------------------------------}}}
------ d2 FSM -------------------------------------------------------------------------------------- {{{
process(state_d2, start_d2, d1_count_1_ov, d1_count_2_ov, d2_count_1, d2_count_2, d2_count_1_n, we_d2, stop_d2, d2, wg_size_m1_d2)
begin
nstate_d2 <= state_d2;
d2_count_1_n <= d2_count_1;
d2_count_2_n <= d2_count_2;
we_d2_n <= we_d2;
d2_n <= d2;
case state_d2 is
when idle =>
if start_d2 = '1' then
nstate_d2 <= inc;
we_d2_n <= (0 => '1', others => '0');
d2_count_1_n <= (others => '0');
d2_count_2_n <= (others => '0');
end if;
when inc =>
if d1_count_1_ov = '1' then
if d2_count_2 = wg_size_m1_d2(WG_SIZE_W-1 downto 0) then
d2_count_1_n <= (others => '0');
else
d2_count_1_n <= d2_count_2 + 1;
end if;
else
d2_count_1_n <= d2_count_2;
end if;
if d1_count_2_ov = '1' then
if d2_count_1_n = wg_size_m1_d2(WG_SIZE_W-1 downto 0) then
d2_count_2_n <= (others => '0');
else
d2_count_2_n <= d2_count_1_n + 1;
end if;
else
d2_count_2_n <= d2_count_1_n;
end if;
d2_we: for i in 0 to CV_SIZE/2-1 loop
if we_d2(i) = '1' then
d2_n((2+i*2)*WG_SIZE_W-1 downto 2*i*WG_SIZE_W) <= d2_count_2 & d2_count_1;
end if;
end loop;
we_d2_n <= we_d2(we_d2'high-1 downto 0) & we_d2(we_d2'high);
if stop_d2 = '1' then
nstate_d2 <= idle;
end if;
when empty_wg_size =>
end case;
end process;
---------------------------------------------------------------------------------------------------}}}
------ d1 FSM -------------------------------------------------------------------------------------- {{{
process(state_d1, start_d1, d0_count_1_ov, d0_count_2_ov, d1_count_1, d1_count_2, d1_count_1_n, we_d1, stop_d1, d1, wg_size_m1_d1,
wg_size_m1_d0)
begin
nstate_d1 <= state_d1;
d1_count_1_n <= d1_count_1;
d1_count_1_ov_n <= '0';
we_d1_n <= we_d1;
d1_n <= d1;
if CV_SIZE = 8 then
d1_count_2_ov_n <= '0';
d1_count_2_n <= d1_count_2;
end if;
case state_d1 is
when idle =>
if start_d1 = '1' then
nstate_d1 <= inc;
we_d1_n <= (0 => '1', others => '0');
d1_count_1_n <= (others => '0');
if CV_SIZE = 8 then
if wg_size_m1_d0 = (wg_size_m1_d0'reverse_range=>'0') then
d1_count_2_n <= (0 => '1', others => '0');
else
d1_count_2_n <= (others => '0');
end if;
end if;
end if;
when inc =>
if d0_count_1_ov = '1' then
if CV_SIZE = 8 then
if d1_count_2 = wg_size_m1_d1(WG_SIZE_W-1 downto 0) then
d1_count_1_n <= (others => '0');
d1_count_1_ov_n <= '1';
else
d1_count_1_n <= d1_count_2 + 1;
end if;
else -- CV_SIZE = 4
if d1_count_1 = wg_size_m1_d1(WG_SIZE_W-1 downto 0) then
d1_count_1_n <= (others => '0');
d1_count_1_ov_n <= '1';
else
d1_count_1_n <= d1_count_1 + 1;
end if;
end if;
else
if CV_SIZE = 8 then
d1_count_1_n <= d1_count_2;
else -- CV_SIZE=4
d1_count_1_n <= d1_count_1;
end if;
end if;
if CV_SIZE = 8 then
if d0_count_2_ov = '1' then
if d1_count_1_n = wg_size_m1_d1(WG_SIZE_W-1 downto 0) then
d1_count_2_n <= (others => '0');
d1_count_2_ov_n <= '1';
else
d1_count_2_n <= d1_count_1_n + 1;
end if;
else
d1_count_2_n <= d1_count_1_n;
end if;
end if;
if CV_SIZE = 8 then
for i in 0 to 3 loop
if we_d1(i) = '1' then
d1_n((2+i*2)*WG_SIZE_W-1 downto 2*i*WG_SIZE_W) <= d1_count_2 & d1_count_1;
end if;
end loop;
elsif CV_SIZE = 4 then
for i in 0 to 3 loop
if we_d1(i) = '1' then
d1_n((1+i)*WG_SIZE_W-1 downto i*WG_SIZE_W) <= d1_count_1;
end if;
end loop;
end if;
we_d1_n <= we_d1(we_d1'high-1 downto 0) & we_d1(we_d1'high);
if stop_d1 = '1' then
nstate_d1 <= idle;
end if;
when empty_wg_size =>
end case;
end process;
----------------------------------------------------------------------------------------------------}}}
------ d0 FSM -------------------------------------------------------------------------------------- {{{
process(state_d0, d0, we_d0, start_d0, stop_d0, d0_count_1, d0_count_2, d0_count_1_n, wg_size_m1_d0)
begin
nstate_d0 <= state_d0;
we_d0_n <= we_d0;
d0_n <= d0;
d0_count_1_n <= d0_count_1;
d0_count_1_ov_n <= '0';
if CV_SIZE = 8 then
d0_count_2_n <= d0_count_2;
d0_count_2_ov_n <= '0';
end if;
case state_d0 is
when idle =>
if start_d0 = '1' and wg_size_m1_d0 /= (wg_size_m1_d0'reverse_range=>'0')then
nstate_d0 <= inc;
we_d0_n <= (0 => '1', others => '0');
d0_count_1_n <= (others => '0');
if CV_SIZE = 8 then
d0_count_2_n <= (0 => '1', others => '0');
end if;
end if;
if start_d0 = '1' and wg_size_m1_d0 = (wg_size_m1_d0'reverse_range=>'0')then
nstate_d0 <= empty_wg_size;
d0_count_1_ov_n <= '1';
if CV_SIZE = 8 then
d0_count_2_ov_n <= '1';
end if;
end if;
when inc =>
if CV_SIZE = 8 then
d0_count_1_n <= d0_count_2 + 1;
if d0_count_2 = wg_size_m1_d0(WG_SIZE_W-1 downto 0) then
d0_count_1_n <= (others => '0');
d0_count_1_ov_n <= '1';
end if;
d0_count_2_n <= d0_count_1_n + 1;
if d0_count_1_n = wg_size_m1_d0(WG_SIZE_W-1 downto 0) then
d0_count_2_n <= (others => '0');
d0_count_2_ov_n <= '1';
end if;
for i in 0 to CV_SIZE/2-1 loop
if we_d0(i) = '1' then
d0_n((2+i*2)*WG_SIZE_W-1 downto 2*i*WG_SIZE_W) <= d0_count_2 & d0_count_1;
end if;
end loop;
elsif CV_SIZE = 4 then
d0_count_1_n <= d0_count_1 + 1;
if d0_count_1 = wg_size_m1_d0(WG_SIZE_W-1 downto 0) then
d0_count_1_n <= (others => '0');
d0_count_1_ov_n <= '1';
end if;
for i in 0 to 3 loop
if we_d0(i) = '1' then
d0_n((1+i)*WG_SIZE_W-1 downto i*WG_SIZE_W) <= d0_count_1;
end if;
end loop;
end if;
we_d0_n <= we_d0(we_d0'high-1 downto 0) & we_d0(we_d0'high);
if stop_d0 = '1' then
nstate_d0 <= idle;
end if;
when empty_wg_size =>
d0_count_1_ov_n <= '1';
if CV_SIZE = 8 then
d0_count_2_ov_n <= '1';
end if;
if stop_d0 = '1' then
nstate_d0 <= idle;
end if;
end case;
end process;
-------------------------------------------------------------------------------------------- }}}
------ overall state machine --------------------------------------------------------------------{{{
process(state, start, d0, d1, d2, count, count_n, n_wf_wg_m1, finish_i)
begin
nstate <= state;
count_n <= count;
start_d0 <= '0';
start_d1 <= '0';
start_d2 <= '0';
stop_d0 <= '0';
stop_d1 <= '0';
stop_d2 <= '0';
we <= '0';
wrData <= d0;
wrAddr_sel_dim <= "00";
finish_n <= finish_i;
case state is
when idle =>
if start = '1' then
count_n <= (others => '1');
nstate <= start_d0_gen;
start_d0 <= '1';
finish_n <= '0';
end if;
when start_d0_gen =>
start_d1 <= '1';
nstate <= start_d1_gen;
when start_d1_gen =>
start_d2 <= '1';
nstate <= start_d2_gen;
when start_d2_gen =>
nstate <= check;
when store_inc_d0 =>
nstate <= store_inc_d1;
wrData <= d0;
we <= '1';
wrAddr_sel_dim <= "00";
when store_inc_d1 =>
nstate <= store_inc_d2;
wrData <= d1;
we <= '1';
wrAddr_sel_dim <= "01";
when store_inc_d2 =>
nstate <= check;
wrData <= d2;
we <= '1';
wrAddr_sel_dim <= "10";
when check =>
count_n <= count + 1;
if count_n(WF_SIZE_W-CV_W+N_WF_CU_W downto WF_SIZE_W-CV_W) > n_wf_wg_m1 then
nstate <= idle;
stop_d0 <= '1';
stop_d1 <= '1';
stop_d2 <= '1';
finish_n <= '1';
else
nstate <= store_inc_d0;
end if;
end case;
end process;
-------------------------------------------------------------------------------------------------}}}
------ registers ---------------------------------------------------------------------------------{{{
process(clk)
begin
if rising_edge(clk) then
count <= count_n;
we_d0 <= we_d0_n;
we_d1 <= we_d1_n;
we_d2 <= we_d2_n;
d0_count_1 <= d0_count_1_n;
if CV_SIZE = 8 then
d0_count_2 <= d0_count_2_n;
d1_count_2 <= d1_count_2_n;
d2_count_2 <= d2_count_2_n;
d0_count_2_ov <= d0_count_2_ov_n;
d1_count_2_ov <= d1_count_2_ov_n;
end if;
d1_count_1 <= d1_count_1_n;
d2_count_1 <= d2_count_1_n;
d0_count_1_ov <= d0_count_1_ov_n;
d0 <= d0_n;
d1 <= d1_n;
d2 <= d2_n;
d1_count_1_ov <= d1_count_1_ov_n;
if nrst = '0' then
state_d0 <= idle;
state_d1 <= idle;
state_d2 <= idle;
finish_i <= '0';
state <= idle;
else
state <= nstate;
state_d0 <= nstate_d0;
state_d1 <= nstate_d1;
state_d2 <= nstate_d2;
finish_i <= finish_n;
if clear_finish = '1' then
finish_i <= '0';
end if;
end if;
end if;
end process;
-------------------------------------------------------------------------------------------------}}}
end Behavioral;
| gpl-3.0 | 8113c1ff1d15bd41fd6ab4a7d9e9302b | 0.421778 | 3.0196 | false | false | false | false |
wltr/cern-fgclite | critical_fpga/src/rtl/cf/nf/nf_rx_registers.vhd | 1 | 4,375 | -------------------------------------------------------------------------------
--! @file nf_rx_registers.vhd
--! @author Johannes Walter <[email protected]>
--! @copyright CERN TE-EPC-CCE
--! @date 2014-07-22
--! @brief NanoFIP receiver registers.
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library work;
use work.nf_pkg.all;
use work.cf_pkg.all;
--! @brief Entity declaration of nf_rx_registers
--! @details
--! The gateway is sending 32-bit long commands to the FGClite which are stored
--! in this register map. Each address is then assigned to internal control
--! signals.
entity nf_rx_registers is
port (
--! @name Clock and resets
--! @{
--! System clock
clk_i : in std_ulogic;
--! Asynchronous active-low reset
rst_asy_n_i : in std_ulogic;
--! Synchronous active-high reset
rst_syn_i : in std_ulogic;
--! @}
--! @name NanoFIP write interface
--! @{
--! Write enable
wr_en_i : in std_ulogic;
--! Address
addr_i : in std_ulogic_vector(1 downto 0);
--! Data
data_i : in std_ulogic_vector(31 downto 0);
--! @}
--! @name Registers
--! @{
--! Gateway commands
command_o : out nf_command_t);
--! @}
end entity nf_rx_registers;
--! RTL implementation of nf_rx_registers
architecture rtl of nf_rx_registers is
---------------------------------------------------------------------------
--! @name Types and Constants
---------------------------------------------------------------------------
--! @{
type reg_t is array (0 to 2**addr_i'length - 1) of std_ulogic_vector(data_i'range);
--! @}
---------------------------------------------------------------------------
--! @name Internal Registers
---------------------------------------------------------------------------
--! @{
signal reg : reg_t;
signal cmd1 : std_ulogic;
--! @}
begin -- architecture rtl
---------------------------------------------------------------------------
-- Outputs
---------------------------------------------------------------------------
-- Command 0
command_o.sefi_test_vs_m0 <= reg(0)(27 downto 26);
command_o.sefi_test_vs_m1 <= reg(0)(25 downto 24);
command_o.sefi_test_ia_m0 <= reg(0)(23 downto 22);
command_o.sefi_test_ia_m1 <= reg(0)(21 downto 20);
command_o.sefi_test_ib_m0 <= reg(0)(19 downto 18);
command_o.sefi_test_ib_m1 <= reg(0)(17 downto 16);
command_o.ms_period <= reg(0)(15 downto 0);
-- Command 1
command_o.serial_data <= reg(1);
command_o.serial_data_en <= cmd1;
-- Command 2
command_o.index <= reg(2)(30 downto 16);
command_o.index_type <= reg(2)(10 downto 8);
command_o.adc_log_freeze <= reg(2)(6);
command_o.dim_log_freeze <= reg(2)(5);
command_o.dim_reset <= reg(2)(4);
command_o.ow_scan <= reg(2)(3);
command_o.ow_bus_select <= reg(2)(2 downto 0);
-- Command 3
-- Had to flip signed bit for gateway
command_o.v_ref <= (not reg(3)(31)) & reg(3)(30 downto 16);
command_o.cal_source <= reg(3)(15 downto 14);
command_o.cal_vs_en <= reg(3)(13);
command_o.cal_ia_en <= reg(3)(12);
command_o.cal_ib_en <= reg(3)(11);
command_o.adc_vs_reset_n <= reg(3)(10);
command_o.adc_ia_reset_n <= reg(3)(9);
command_o.adc_ib_reset_n <= reg(3)(8);
command_o.vs_cmd <= reg(3)(7 downto 0);
---------------------------------------------------------------------------
-- Registers
---------------------------------------------------------------------------
regs : process (clk_i, rst_asy_n_i) is
procedure reset is
begin
reg <= (others => (others => '0'));
reg(0)(15 downto 0) <= ms_period_c;
reg(3)(10 downto 8) <= "111";
cmd1 <= '0';
end procedure reset;
begin -- process regs
if rst_asy_n_i = '0' then
reset;
elsif rising_edge(clk_i) then
if rst_syn_i = '1' then
reset;
else
cmd1 <= '0';
if wr_en_i = '1' then
reg(to_integer(unsigned(addr_i))) <= data_i;
if to_integer(unsigned(addr_i)) = 1 then
cmd1 <= '1';
end if;
end if;
end if;
end if;
end process regs;
end architecture rtl;
| mit | bf43a068b3d08043f2170aa0c7bcddee | 0.469486 | 3.661088 | false | false | false | false |
malkadi/FGPU | bitstreams/settings_and_utilization/V2_8CUs_fdiv_LMEM.vhd | 1 | 24,067 | -- libraries --------------------------------------------------------------------------------- {{{
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.ALL;
use ieee.std_logic_textio.all;
use std.textio.all;
------------------------------------------------------------------------------------------------- }}}
package FGPU_definitions is
constant N_CU_W : natural := 3; --0 to 3
-- Bitwidth of # of CUs
constant LMEM_ADDR_W : natural := 10;
-- bitwidth of local memory address for a single PE
constant N_AXI_W : natural := 0;
-- Bitwidth of # of AXI data ports
constant SUB_INTEGER_IMPLEMENT : natural := 0;
-- implement sub-integer store operations
constant N_STATIONS_ALU : natural := 4;
-- # stations to store memory requests sourced by a single ALU
constant ATOMIC_IMPLEMENT : natural := 0;
-- implement global atomic operations
constant LMEM_IMPLEMENT : natural := 1;
-- implement local scratchpad
constant N_TAG_MANAGERS_W : natural := N_CU_W+0; -- 0 to 1
-- Bitwidth of # tag controllers per CU
constant RD_CACHE_N_WORDS_W : natural := 0;
constant RD_CACHE_FIFO_PORTB_ADDR_W : natural := 6;
constant FLOAT_IMPLEMENT : natural := 1;
constant FADD_IMPLEMENT : integer := 0;
constant FMUL_IMPLEMENT : integer := 0;
constant FDIV_IMPLEMENT : integer := 1;
constant FSQRT_IMPLEMENT : integer := 0;
constant UITOFP_IMPLEMENT : integer := 0;
constant FSLT_IMPLEMENT : integer := 0;
constant FRSQRT_IMPLEMENT : integer := 0;
constant FADD_DELAY : integer := 11;
constant UITOFP_DELAY : integer := 5;
constant FMUL_DELAY : integer := 8;
constant FDIV_DELAY : integer := 28;
constant FSQRT_DELAY : integer := 28;
constant FRSQRT_DELAY : integer := 28;
constant FSLT_DELAY : integer := 2;
constant MAX_FPU_DELAY : integer := FDIV_DELAY;
constant CACHE_N_BANKS_W : natural := 3;
-- Bitwidth of # words within a cache line. Minimum is 2
constant N_RECEIVERS_CU_W : natural := 6-N_CU_W;
-- Bitwidth of # of receivers inside the global memory controller per CU. (6-N_CU_W) will lead to 64 receivers whatever the # of CU is.
constant BURST_WORDS_W : natural := 5;
-- Bitwidth # of words within a single AXI burst
constant ENABLE_READ_PRIORIRY_PIPE : boolean := false;
constant FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo size to store outgoing memory requests from a CU
constant N_RD_FIFOS_TAG_MANAGER_W : natural := 0;
constant FINISH_FIFO_ADDR_W : natural := 3;
-- Bitwidth of the fifo depth to mark dirty cache lines to be cleared at the end
-- constant CRAM_BLOCKS : natural := 1;
-- # of CRAM replicates. Each replicate will serve some CUs (1 or 2 supported only)
constant CV_W : natural := 3;
-- bitwidth of # of PEs within a CV
constant CV_TO_CACHE_SLICE : natural := 3;
constant INSTR_READ_SLICE : boolean := true;
constant RTM_WRITE_SLICE : boolean := true;
constant WRITE_PHASE_W : natural := 1;
-- # of MSBs of the receiver index in the global memory controller which will be selected to write. These bits increments always.
-- This incrmenetation should help to balance serving the receivers
constant RCV_PRIORITY_W : natural := 3;
constant N_WF_CU_W : natural := 3;
-- bitwidth of # of WFs that can be simultaneously managed within a CU
constant AADD_ATOMIC : natural := 1;
constant AMAX_ATOMIC : natural := 1;
constant GMEM_N_BANK_W : natural := 1;
constant ID_WIDTH : natural := 6;
constant PHASE_W : natural := 3;
constant CV_SIZE : natural := 2**CV_W;
constant RD_CACHE_N_WORDS : natural := 2**RD_CACHE_N_WORDS_W;
constant WF_SIZE_W : natural := PHASE_W + CV_W;
-- A WF will be executed on the PEs of a single CV withen PAHSE_LEN cycels
constant WG_SIZE_W : natural := WF_SIZE_W + N_WF_CU_W;
-- A WG must be executed on a single CV. It contains a number of WFs which is at maximum the amount that can be managed within a CV
constant RTM_ADDR_W : natural := 1+2+N_WF_CU_W+PHASE_W; -- 1+2+3+3 = 9bit
-- The MSB if select between local indcs or other information
-- The lower 2 MSBs for d0, d1 or d2. The middle N_WF_CU_W are for the WF index with the CV. The lower LSBs are for the phase index
constant RTM_DATA_W : natural := CV_SIZE*WG_SIZE_W; -- Bitwidth of RTM data ports
constant BURST_W : natural := BURST_WORDS_W - GMEM_N_BANK_W; -- burst width in number of transfers on the axi bus
constant RD_FIFO_N_BURSTS_W : natural := 1;
constant RD_FIFO_W : natural := BURST_W + RD_FIFO_N_BURSTS_W;
constant N_TAG_MANAGERS : natural := 2**N_TAG_MANAGERS_W;
constant N_AXI : natural := 2**N_AXI_W;
constant N_WR_FIFOS_AXI_W : natural := N_TAG_MANAGERS_W-N_AXI_W;
constant INTERFCE_W_ADDR_W : natural := 14;
constant CRAM_ADDR_W : natural := 12; -- TODO
constant DATA_W : natural := 32;
constant BRAM18kb32b_ADDR_W : natural := 9;
constant BRAM36kb64b_ADDR_W : natural := 9;
constant BRAM36kb_ADDR_W : natural := 10;
constant INST_FIFO_PRE_LEN : natural := 8;
constant CV_INST_FIFO_W : natural := 3;
constant LOC_MEM_W : natural := BRAM18kb32b_ADDR_W;
constant N_PARAMS_W : natural := 4;
constant GMEM_ADDR_W : natural := 32;
constant WI_REG_ADDR_W : natural := 5;
constant N_REG_BLOCKS_W : natural := 2;
constant REG_FILE_BLOCK_W : natural := PHASE_W+WI_REG_ADDR_W+N_WF_CU_W-N_REG_BLOCKS_W; -- default=3+5+3-2=9
constant N_WR_FIFOS_W : natural := N_WR_FIFOS_AXI_W + N_AXI_W;
constant N_WR_FIFOS_AXI : natural := 2**N_WR_FIFOS_AXI_W;
constant N_WR_FIFOS : natural := 2**N_WR_FIFOS_W;
constant STAT : natural := 1;
constant STAT_LOAD : natural := 0;
-- cache & gmem controller constants
constant BRMEM_ADDR_W : natural := BRAM36kb_ADDR_W; -- default=10
constant N_RD_PORTS : natural := 4;
constant N : natural := CACHE_N_BANKS_W; -- max. 3
constant L : natural := BURST_WORDS_W-N; -- min. 2
constant M : natural := BRMEM_ADDR_W - L; -- max. 8
-- L+M = BMEM_ADDR_W = 10 = #address bits of a BRAM
-- cache size = 2^(N+L+M) words; max.=8*4KB=32KB
constant N_RECEIVERS_CU : natural := 2**N_RECEIVERS_CU_W;
constant N_RECEIVERS_W : natural := N_CU_W + N_RECEIVERS_CU_W;
constant N_RECEIVERS : natural := 2**N_RECEIVERS_W;
constant N_CU_STATIONS_W : natural := 6;
constant GMEM_WORD_ADDR_W : natural := GMEM_ADDR_W - 2;
constant TAG_W : natural := GMEM_WORD_ADDR_W -M -L -N;
constant GMEM_N_BANK : natural := 2**GMEM_N_BANK_W;
constant CACHE_N_BANKS : natural := 2**CACHE_N_BANKS_W;
constant REG_FILE_W : natural := N_REG_BLOCKS_W+REG_FILE_BLOCK_W;
constant N_REG_BLOCKS : natural := 2**N_REG_BLOCKS_W;
constant REG_ADDR_W : natural := BRAM18kb32b_ADDR_W+BRAM18kb32b_ADDR_W;
constant REG_FILE_SIZE : natural := 2**REG_ADDR_W;
constant REG_FILE_BLOCK_SIZE : natural := 2**REG_FILE_BLOCK_W;
constant GMEM_DATA_W : natural := GMEM_N_BANK * DATA_W;
constant N_PARAMS : natural := 2**N_PARAMS_W;
constant LOC_MEM_SIZE : natural := 2**LOC_MEM_W;
constant PHASE_LEN : natural := 2**PHASE_W;
constant CV_INST_FIFO_SIZE : natural := 2**CV_INST_FIFO_W;
constant N_CU : natural := 2**N_CU_W;
constant N_WF_CU : natural := 2**N_WF_CU_W;
constant WF_SIZE : natural := 2**WF_SIZE_W;
constant CRAM_SIZE : natural := 2**CRAM_ADDR_W;
constant RTM_SIZE : natural := 2**RTM_ADDR_W;
constant BRAM18kb_SIZE : natural := 2**BRAM18kb32b_ADDR_W;
constant regFile_addr : natural := 2**(INTERFCE_W_ADDR_W-1); -- "10" of the address msbs to choose the register file
constant Rstat_addr : natural := regFile_addr + 0; --address of status register in the register file
constant Rstart_addr : natural := regFile_addr + 1; --address of stat register in the register file
constant RcleanCache_addr : natural := regFile_addr + 2; --address of cleanCache register in the register file
constant RInitiate_addr : natural := regFile_addr + 3; --address of cleanCache register in the register file
constant Rstat_regFile_addr : natural := 0; --address of status register in the register file
constant Rstart_regFile_addr : natural := 1; --address of stat register in the register file
constant RcleanCache_regFile_addr : natural := 2; --address of cleanCache register in the register file
constant RInitiate_regFile_addr : natural := 3; --address of initiate register in the register file
constant N_REG_W : natural := 2;
constant PARAMS_ADDR_LOC_MEM_OFFSET : natural := LOC_MEM_SIZE - N_PARAMS;
-- constant GMEM_RQST_BUS_W : natural := GMEM_DATA_W;
-- new kernel descriptor ----------------------------------------------------------------
constant NEW_KRNL_DESC_W : natural := 5; -- length of the kernel's descripto
constant NEW_KRNL_INDX_W : natural := 4; -- bitwidth of number of kernels that can be started
constant NEW_KRNL_DESC_LEN : natural := 12;
constant WG_MAX_SIZE : natural := 2**WG_SIZE_W;
constant NEW_KRNL_DESC_MAX_LEN : natural := 2**NEW_KRNL_DESC_W;
constant NEW_KRNL_MAX_INDX : natural := 2**NEW_KRNL_INDX_W;
constant KRNL_SCH_ADDR_W : natural := NEW_KRNL_DESC_W + NEW_KRNL_INDX_W;
constant NEW_KRNL_DESC_N_WF : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 0;
constant NEW_KRNL_DESC_ID0_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 1;
constant NEW_KRNL_DESC_ID1_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 2;
constant NEW_KRNL_DESC_ID2_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 3;
constant NEW_KRNL_DESC_ID0_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 4;
constant NEW_KRNL_DESC_ID1_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 5;
constant NEW_KRNL_DESC_ID2_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 6;
constant NEW_KRNL_DESC_WG_SIZE : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 7;
constant NEW_KRNL_DESC_N_WG_0 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 8;
constant NEW_KRNL_DESC_N_WG_1 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 9;
constant NEW_KRNL_DESC_N_WG_2 : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 10;
constant NEW_KRNL_DESC_N_PARAMS : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 11;
constant PARAMS_OFFSET : natural range 0 to NEW_KRNL_DESC_MAX_LEN-1 := 16;
constant WG_SIZE_0_OFFSET : natural := 0;
constant WG_SIZE_1_OFFSET : natural := 10;
constant WG_SIZE_2_OFFSET : natural := 20;
constant N_DIM_OFFSET : natural := 30;
constant ADDR_FIRST_INST_OFFSET : natural := 0;
constant ADDR_LAST_INST_OFFSET : natural := 14;
constant N_WF_OFFSET : natural := 28;
constant N_WG_0_OFFSET : natural := 16;
constant N_WG_1_OFFSET : natural := 0;
constant N_WG_2_OFFSET : natural := 16;
constant WG_SIZE_OFFSET : natural := 0;
constant N_PARAMS_OFFSET : natural := 28;
type cram_type is array (2**CRAM_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type slv32_array is array (natural range<>) of std_logic_vector(DATA_W-1 downto 0);
type krnl_scheduler_ram_TYPE is array (2**KRNL_SCH_ADDR_W-1 downto 0) of std_logic_vector (DATA_W-1 downto 0);
type cram_addr_array is array (natural range <>) of unsigned(CRAM_ADDR_W-1 downto 0); -- range 0 to CRAM_SIZE-1;
type rtm_ram_type is array (natural range <>) of unsigned(RTM_DATA_W-1 downto 0);
type gmem_addr_array is array (natural range<>) of unsigned(GMEM_ADDR_W-1 downto 0);
type op_arith_shift_type is (op_add, op_lw, op_mult, op_bra, op_shift, op_slt, op_mov, op_ato, op_lmem);
type op_logical_type is (op_andi, op_and, op_ori, op_or, op_xor, op_xori, op_nor);
type be_array is array(natural range <>) of std_logic_vector(DATA_W/8-1 downto 0);
type gmem_be_array is array(natural range <>) of std_logic_vector(GMEM_N_BANK*DATA_W/8-1 downto 0);
type sl_array is array(natural range <>) of std_logic;
type nat_array is array(natural range <>) of natural;
type nat_2d_array is array(natural range <>, natural range <>) of natural;
type reg_addr_array is array (natural range <>) of unsigned(REG_FILE_W-1 downto 0);
type gmem_word_addr_array is array(natural range <>) of unsigned(GMEM_WORD_ADDR_W-1 downto 0);
type gmem_addr_array_no_bank is array (natural range <>) of unsigned(GMEM_WORD_ADDR_W-CACHE_N_BANKS_W-1 downto 0);
type alu_en_vec_type is array(natural range <>) of std_logic_vector(CV_SIZE-1 downto 0);
type alu_en_rdAddr_type is array(natural range <>) of unsigned(PHASE_W+N_WF_CU_W-1 downto 0);
type tag_array is array (natural range <>) of unsigned(TAG_W-1 downto 0);
type gmem_word_array is array (natural range <>) of std_logic_vector(DATA_W*GMEM_N_BANK-1 downto 0);
type wf_active_array is array (natural range <>) of std_logic_vector(N_WF_CU-1 downto 0);
type cache_addr_array is array(natural range <>) of unsigned(M+L-1 downto 0);
type cache_word_array is array(natural range <>) of std_logic_vector(CACHE_N_BANKS*DATA_W-1 downto 0);
type tag_addr_array is array(natural range <>) of unsigned(M-1 downto 0);
type reg_file_block_array is array(natural range<>) of unsigned(REG_FILE_BLOCK_W-1 downto 0);
type id_array is array(natural range<>) of std_logic_vector(ID_WIDTH-1 downto 0);
type real_array is array (natural range <>) of real;
type atomic_sgntr_array is array (natural range <>) of std_logic_vector(N_CU_STATIONS_W-1 downto 0);
attribute max_fanout: integer;
attribute keep: string;
attribute mark_debug : string;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len: in natural; file_len: in natural) return SLV32_ARRAY;
impure function init_CRAM(file_name : in string; file_len: in natural) return cram_type;
function pri_enc(datain: in std_logic_vector) return integer;
function max (LEFT, RIGHT: integer) return integer;
function min_int (LEFT, RIGHT: integer) return integer;
function clogb2 (bit_depth : integer) return integer;
--- ISA --------------------------------------------------------------------------------------
constant FAMILY_W : natural := 4;
constant CODE_W : natural := 4;
constant IMM_ARITH_W : natural := 14;
constant IMM_W : natural := 16;
constant BRANCH_ADDR_W : natural := 14;
constant FAMILY_POS : natural := 28;
constant CODE_POS : natural := 24;
constant RD_POS : natural := 0;
constant RS_POS : natural := 5;
constant RT_POS : natural := 10;
constant IMM_POS : natural := 10;
constant DIM_POS : natural := 5;
constant PARAM_POS : natural := 5;
constant BRANCH_ADDR_POS : natural := 10;
--------------- families
constant ADD_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"1";
constant SHF_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"2";
constant LGK_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"3";
constant MOV_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"4";
constant MUL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"5";
constant BRA_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"6";
constant GLS_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"7";
constant ATO_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"8";
constant CTL_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"9";
constant RTM_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"A";
constant CND_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"B";
constant FLT_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"C";
constant LSI_FAMILY : std_logic_vector(FAMILY_W-1 downto 0) := X"D";
--------------- codes
--RTM
constant LID : std_logic_vector(CODE_W-1 downto 0) := X"0"; --upper two MSBs indicate if the operation is localdx or offsetdx
constant WGOFF : std_logic_vector(CODE_W-1 downto 0) := X"1";
constant SIZE : std_logic_vector(CODE_W-1 downto 0) := X"2";
constant WGID : std_logic_vector(CODE_W-1 downto 0) := X"3";
constant WGSIZE : std_logic_vector(CODE_W-1 downto 0) := X"4";
constant LP : std_logic_vector(CODE_W-1 downto 0) := X"8";
--ADD
constant ADD : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant SUB : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant ADDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant LI : std_logic_vector(CODE_W-1 downto 0) := "1001";
constant LUI : std_logic_vector(CODE_W-1 downto 0) := "1101";
--MUL
constant MACC : std_logic_vector(CODE_W-1 downto 0) := "1000";
--BRA
constant BEQ : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant BNE : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant JSUB : std_logic_vector(CODE_W-1 downto 0) := "0100";
--GLS
constant LW : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant SW : std_logic_vector(CODE_W-1 downto 0) := "1100";
--CTL
constant RET : std_logic_vector(CODE_W-1 downto 0) := "0010";
--SHF
constant SLLI : std_logic_vector(CODE_W-1 downto 0) := "0001";
--LGK
constant CODE_AND : std_logic_vector(CODE_W-1 downto 0) := "0000";
constant CODE_ANDI : std_logic_vector(CODE_W-1 downto 0) := "0001";
constant CODE_OR : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_ORI : std_logic_vector(CODE_W-1 downto 0) := "0011";
constant CODE_XOR : std_logic_vector(CODE_W-1 downto 0) := "0100";
constant CODE_XORI : std_logic_vector(CODE_W-1 downto 0) := "0101";
constant CODE_NOR : std_logic_vector(CODE_W-1 downto 0) := "1000";
--ATO
constant CODE_AMAX : std_logic_vector(CODE_W-1 downto 0) := "0010";
constant CODE_AADD : std_logic_vector(CODE_W-1 downto 0) := "0001";
type branch_distance_vec is array(natural range <>) of unsigned(BRANCH_ADDR_W-1 downto 0);
type code_vec_type is array(natural range <>) of std_logic_vector(CODE_W-1 downto 0);
type atomic_type_vec_type is array(natural range <>) of std_logic_vector(2 downto 0);
end FGPU_definitions;
package body FGPU_definitions is
-- function called clogb2 that returns an integer which has the
--value of the ceiling of the log base 2
function clogb2 (bit_depth : integer) return integer is
variable depth : integer := bit_depth;
variable count : integer := 1;
begin
for clogb2 in 1 to bit_depth loop -- Works for up to 32 bit integers
if (bit_depth <= 2) then
count := 1;
else
if(depth <= 1) then
count := count;
else
depth := depth / 2;
count := count + 1;
end if;
end if;
end loop;
return(count);
end;
impure function init_krnl_ram(file_name : in string) return KRNL_SCHEDULER_RAM_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_bv : bit_vector(DATA_W-1 downto 0);
variable temp_mem : KRNL_SCHEDULER_RAM_type;
begin
for i in 0 to 16*32-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
-- read(init_line, temp_bv);
-- temp_mem(i) := to_stdlogicvector(temp_bv);
end loop;
return temp_mem;
end function;
function max (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return LEFT;
else return RIGHT;
end if;
end max;
function min_int (LEFT, RIGHT: integer) return integer is
begin
if LEFT > RIGHT then return RIGHT;
else return LEFT;
end if;
end min_int;
impure function init_CRAM(file_name : in string; file_len : in natural) return cram_type is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable cram : cram_type;
-- variable tmp: std_logic_vector(DATA_W-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, cram(i)); -- vivado breaks when synthesizing hread(init_line, cram(0)(i)) without giving any indication about the error
-- cram(i) := tmp;
-- if CRAM_BLOCKS > 1 then
-- for j in 1 to max(1,CRAM_BLOCKS-1) loop
-- cram(j)(i) := cram(0)(i);
-- end loop;
-- end if;
end loop;
return cram;
end function;
impure function init_SLV32_ARRAY_from_file(file_name : in string; len : in natural; file_len : in natural) return SLV32_ARRAY is
file init_file : text open read_mode is file_name;
variable init_line : line;
variable temp_mem : SLV32_ARRAY(len-1 downto 0);
begin
for i in 0 to file_len-1 loop
readline(init_file, init_line);
hread(init_line, temp_mem(i));
end loop;
return temp_mem;
end function;
function pri_enc(datain: in std_logic_vector) return integer is
variable res : integer range 0 to datain'high;
begin
res := 0;
for i in datain'high downto 1 loop
if datain(i) = '1' then
res := i;
end if;
end loop;
return res;
end function;
end FGPU_definitions;
| gpl-3.0 | 172caeda3b92f7eb5789cd5488591d84 | 0.567707 | 3.729005 | false | false | false | false |
joalcava/sparcv8-monocicle | MuxDWR.vhd | 1 | 607 | library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity MuxDWR is
Port ( DM : in STD_LOGIC_VECTOR(31 downto 0);
AluR : in STD_LOGIC_VECTOR(31 downto 0);
PC: in STD_LOGIC_VECTOR(31 downto 0);
RFSource: in STD_LOGIC_VECTOR(1 downto 0);
DTRF : out STD_LOGIC_VECTOR(31 downto 0)
);
end MuxDWR;
architecture Behavioral of MuxDWR is
begin
process(DM,AluR,RFSource)
begin
if(RFSource="00") then
DTRF<=AluR;
elsif (RFSource="01") then
DTRF<=DM;
elsif (RFsource="10") then
DTRF<=PC;
else
DTRF<=AluR;
end if;
end process;
end Behavioral;
| gpl-3.0 | 798c623d54a3a949bbf7152cf933a7f9 | 0.629325 | 2.918269 | false | false | false | false |
viccuad/fpga-thingies | cronometer/cronometer.vhd | 1 | 9,479 |
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity cronometer is
port (
startStop: IN std_logic;
puesta0: IN std_logic;
clk: IN std_logic;
reset: IN std_logic; --reset activo a baja!
ampliacion: IN std_logic;
rightSegs: OUT std_logic_vector(6 downto 0);
leftSegs: OUT std_logic_vector(6 downto 0);
upSegs: OUT std_logic_vector(6 downto 0);
puntoSegs1: OUT std_logic;
puntoSegs2: OUT std_logic;
puntoSegs3: OUT std_logic
);
end cronometer;
architecture Behavioral of cronometer is
component debouncer
port ( rst: IN std_logic; --reset a 1!
clk: IN std_logic;
x: IN std_logic;
xDeb: OUT std_logic;
xDebFallingEdge: OUT std_logic;
xDebRisingEdge: OUT std_logic
);
end component;
signal startStop2: std_logic;
signal puesta02: std_logic;
signal start: std_logic; -- biestable T: 1 cuando cuente, 0 cuando no cuente
signal cuentacont1: STD_LOGIC_VECTOR(23 downto 0); --contador1decima
signal fin_cuenta1: STD_LOGIC;
signal cuentacont2: STD_LOGIC_VECTOR(3 downto 0); --contador decimas de segundo
signal fin_cuenta2: STD_LOGIC;
signal cuentacont3: STD_LOGIC_VECTOR(3 downto 0); --contador unidades de segundo
signal fin_cuenta3: STD_LOGIC;
signal cuentacont4: STD_LOGIC_VECTOR(3 downto 0); --contador decenas de segundo
signal fin_cuenta4: STD_LOGIC;
signal cuentacont5: STD_LOGIC_VECTOR(3 downto 0); --contador unidades de minuto
signal fin_cuenta5: STD_LOGIC;
signal cuentacont6: STD_LOGIC_VECTOR(3 downto 0); --contador decenas de minuto
signal fin_cuenta6: STD_LOGIC;
signal senialpunto: STD_LOGIC;
signal cuenta_segs_right: STD_LOGIC_VECTOR(3 downto 0);
signal cuenta_segs_left: STD_LOGIC_VECTOR(3 downto 0);
begin
norebotes1: debouncer port map ( rst => reset,
clk => clk,
x => startStop,
xDeb => open,
xDebFallingEdge => startStop2,
xDebRisingEdge => open
);
norebotes2: debouncer port map ( rst => reset,
clk => clk,
x => puesta0,
xDeb => open,
xDebFallingEdge => puesta02,
xDebRisingEdge => open
);
contador1decima: process(reset,clk,startStop2,puesta02) --contador mod 10.000.000 (de 0 a 9.999.999)
begin
if(reset = '0')then
cuentacont1 <= (others => '0');
fin_cuenta1 <= '0';
start <= '0';
senialpunto <= '0';
elsif(clk'event and clk = '1') then
if (startStop2 = '1') then --biestable T
start <= not start;
end if;
if (puesta02 = '1') then
cuentacont1 <= (others => '0');
fin_cuenta1 <= '0';
elsif (start = '1' and cuentacont1 /= "100110001001011001111111") then
cuentacont1 <= cuentacont1 + 1;
fin_cuenta1 <= '0';
elsif (start = '1' and cuentacont1 = "100110001001011001111111") then
fin_cuenta1 <= '1';
senialpunto <= not senialpunto;
puntoSegs1 <= senialpunto;
puntoSegs2 <= senialpunto;
puntoSegs3 <= senialpunto;
cuentacont1 <= (others => '0');
end if;
if (fin_cuenta1 = '1') then
fin_cuenta1 <= '0';
end if;
end if;
end process contador1decima;
contador_decimas: process(reset,clk,puesta02,fin_cuenta1) --contador mod 10 (de 0 a 9)
begin
if(reset = '0')then
cuentacont2 <= (others => '0');
fin_cuenta2 <= '0';
elsif(clk'event and clk = '1') then
if (puesta02 = '1') then
cuentacont2 <= (others => '0');
fin_cuenta2 <= '0';
elsif (fin_cuenta1 = '1' and cuentacont2 /= "1001") then
cuentacont2 <= cuentacont2 + 1;
fin_cuenta2 <= '0';
elsif (fin_cuenta1 = '1' and cuentacont2 = "1001") then
fin_cuenta2 <= '1';
cuentacont2 <= (others => '0');
end if;
if (fin_cuenta2 = '1') then
fin_cuenta2 <= '0';
end if;
end if;
end process contador_decimas;
contador_uds_seg: process(reset,clk,puesta02,fin_cuenta2) --contador mod 10 (de 0 a 9)
begin
if(reset = '0')then
cuentacont3 <= (others => '0');
fin_cuenta3 <= '0';
elsif(clk'event and clk = '1') then
if (puesta02 = '1') then
cuentacont3 <= (others => '0');
fin_cuenta3 <= '0';
elsif (fin_cuenta2 = '1' and cuentacont3 /= "1001") then
cuentacont3 <= cuentacont3 + 1;
fin_cuenta3 <= '0';
elsif (fin_cuenta2 = '1' and cuentacont3 = "1001") then
fin_cuenta3 <= '1';
cuentacont3 <= (others => '0');
end if;
if (fin_cuenta3 = '1') then
fin_cuenta3 <= '0';
end if;
end if;
end process contador_uds_seg;
contador_decenas_seg: process(reset,clk,puesta02,fin_cuenta3) --contador mod 6 (de 0 a 5)
begin
if(reset = '0')then
cuentacont4 <= (others => '0');
fin_cuenta4 <= '0';
elsif(clk'event and clk = '1') then
if (puesta02 = '1') then
cuentacont4 <= (others => '0');
fin_cuenta4 <= '0';
elsif (fin_cuenta3 = '1' and cuentacont4 /= "0101") then
cuentacont4 <= cuentacont4 + '1';
fin_cuenta4 <= '0';
elsif (fin_cuenta3 = '1' and cuentacont4 = "0101") then
fin_cuenta4 <= '1';
cuentacont4 <= (others => '0');
end if;
if (fin_cuenta4 = '1') then
fin_cuenta4 <= '0';
end if;
end if;
end process contador_decenas_seg;
contador_uds_minuto: process(reset,clk,puesta02,fin_cuenta4) --contador mod 10 (de 0 a 9)
begin
if(reset = '0')then
cuentacont5 <= (others => '0');
fin_cuenta5 <= '0';
elsif(clk'event and clk = '1') then
if (puesta02 = '1') then
cuentacont5 <= (others => '0');
fin_cuenta5 <= '0';
elsif (fin_cuenta4 = '1' and cuentacont5 /= "1001") then
cuentacont5 <= cuentacont5 + '1';
fin_cuenta5 <= '0';
elsif (fin_cuenta4 = '1' and cuentacont5 = "1001") then
fin_cuenta5 <= '1';
cuentacont5 <= (others => '0');
end if;
if (fin_cuenta5 = '1') then
fin_cuenta5 <= '0';
end if;
end if;
end process contador_uds_minuto;
contador_decenas_minuto: process(reset,clk,puesta02,fin_cuenta5) --contador mod 6 (de 0 a 5)
begin
if(reset = '0')then
cuentacont6 <= (others => '0');
fin_cuenta6 <= '0';
elsif(clk'event and clk = '1') then
if (puesta02 = '1') then
cuentacont6 <= (others => '0');
fin_cuenta6 <= '0';
elsif (fin_cuenta5 = '1' and cuentacont6 /= "0101") then
cuentacont6 <= cuentacont6 + '1';
fin_cuenta6 <= '0';
elsif (fin_cuenta5 = '1' and cuentacont6 = "0101") then
fin_cuenta6 <= '1';
cuentacont6 <= (others => '0');
end if;
if (fin_cuenta6 = '1') then
fin_cuenta6 <= '0';
end if;
end if;
end process contador_decenas_minuto;
conv7segRight: process(cuenta_segs_right)
begin
case cuenta_segs_right is
-- gfedcba
when "0000" => rightSegs <= "0111111";
when "0001" => rightSegs <= "0000110";
when "0010" => rightSegs <= "1011011";
when "0011" => rightSegs <= "1001111";
when "0100" => rightSegs <= "1100110";
when "0101" => rightSegs <= "1101101";
when "0110" => rightSegs <= "1111101";
when "0111" => rightSegs <= "0000111";
when "1000" => rightSegs <= "1111111";
when "1001" => rightSegs <= "1100111";
when "1010" => rightSegs <= "1110111";
when "1011" => rightSegs <= "1111100";
when "1100" => rightSegs <= "0111001";
when "1101" => rightSegs <= "1011110";
when "1110" => rightSegs <= "1111001";
when "1111" => rightSegs <= "1110001";
when OTHERS => rightSegs <= "1111001"; -- error
end case;
end process;
conv7segLeft: process(cuenta_segs_left)
begin
case cuenta_segs_left is
-- gfedcba
when "0000" => leftSegs <= "0111111";
when "0001" => leftSegs <= "0000110";
when "0010" => leftSegs <= "1011011";
when "0011" => leftSegs <= "1001111";
when "0100" => leftSegs <= "1100110";
when "0101" => leftSegs <= "1101101";
when "0110" => leftSegs <= "1111101";
when "0111" => leftSegs <= "0000111";
when "1000" => leftSegs <= "1111111";
when "1001" => leftSegs <= "1100111";
when "1010" => leftSegs <= "1110111";
when "1011" => leftSegs <= "1111100";
when "1100" => leftSegs <= "0111001";
when "1101" => leftSegs <= "1011110";
when "1110" => leftSegs <= "1111001";
when "1111" => leftSegs <= "1110001";
when OTHERS => leftSegs <= "1111001"; -- error
end case;
end process;
conv7segUp: process(cuentacont2)
begin
case cuentacont2 is
-- gfedcba
when "0000" => upSegs <= "0111111";
when "0001" => upSegs <= "0000110";
when "0010" => upSegs <= "1011011";
when "0011" => upSegs <= "1001111";
when "0100" => upSegs <= "1100110";
when "0101" => upSegs <= "1101101";
when "0110" => upSegs <= "1111101";
when "0111" => upSegs <= "0000111";
when "1000" => upSegs <= "1111111";
when "1001" => upSegs <= "1100111";
when "1010" => upSegs <= "1110111";
when "1011" => upSegs <= "1111100";
when "1100" => upSegs <= "0111001";
when "1101" => upSegs <= "1011110";
when "1110" => upSegs <= "1111001";
when "1111" => upSegs <= "1110001";
when OTHERS => upSegs <= "1111001"; -- error
end case;
end process;
segunda_parte: process(ampliacion)
begin
if (ampliacion = '0') then
cuenta_segs_right <= cuentacont3;
cuenta_segs_left <= cuentacont4;
else
cuenta_segs_right <= cuentacont5;
cuenta_segs_left <= cuentacont6;
end if;
end process;
end Behavioral;
| gpl-3.0 | cd70edf660f8f415ce2c6f8902234561 | 0.590885 | 3.099738 | false | false | false | false |